

IS3XCS8977 MCU Application User Guide

Rev. A

2022-04-12



DESCRIPTION

CS8977 is a general-purpose MCU with 64KB Code e-Flash memory with ECC and 2KB SRAM with ECC. The embedded flash for code storage has built-in ECC that corrects one-bit errors and detects two-bit errors. CPU accesses the e-Flash through program address read and through Flash Controller which can perform software read/write operations of e-Flash.

CS8977 has a 1-T 8051 with enhanced multiplication and division accelerator. three clock sources for system. One is a 16MHz/32MHz IOSC (manufacturer calibration+/- 2%), one is XCLK, and the other one is SOSC32KHz (typical 32KHz) which is divided from slow oscillator. ALL clock sources have a clock programmable divider for scaling down the frequency to save power dissipations. The clock combined with flexible selections are management schemes, including NORMAL, STOP, and SLEEP modes to balance speed and power consumption.

There are T0/T1/T2/T3/T4/T5 timers coupled with CPU and three WDTs where WDT1 is clocked by SYSCLK, and WDT2/WDT3 are clocked by a non-stop SOSC32KHz. An 8-bit/16-bit checksum and 16-bit CRC accelerator is included. There are EUART/LIN controllers, I2C master/Slave controllers and SPI master/slave controller. The interfaces of these controllers are multiplexed with GPIO pins. Other useful peripherals include a buzzer control, six 8/10/12bit PWMs, one channel of 16-bit timer/capture, and one 16-bit quadrature decoder. There are also 16 channels 8-bit PWM for LED control.

Analog peripherals include a 12-bit ADC with internal temperature sensor, an 8-bit voltage output DAC, and four analog comparators with programmable threshold. A touch key controller with up to 20-bit resolution is included. The touch key controller has shield output capability for moisture immunity and allows auto-detection wakeup from sleep mode (under 20uA). The maximum number of key inputs can be scanned is 27. The touch key controller can also be used for proximity sensing.

CS8977 provides a flexible means of flash programming that supports ISP and IAP. The protection of data loss is implemented in hardware by access restriction of critical storage segments. The code security is reinforced with sophisticated writer commands and ISP commands. The on-chip break point processor also allows easy debugging which can be integrated with ISP. Reliable power-on-reset circuit and low supply voltage detection allow reliable operations under harsh environments.

FEATURES

CPU and Memory

♦ Up to 32MHz 1-Cycle 8051 CPU core

CPU and Memory

- Up to 32MHz 1-Cycle 8051 CPU core
- ♦ 16-bit Timers T0/T1/T2/T3/T4 and 24-bit Timer T5
- ♦ Checksum and CRC accelerator
- WDT1 by SYSCLK, WDT2/WDT3 by SOSC32KHz
- Clock fault monitoring
- Up to 6 external interrupts shared with GPIO pins
- Power saving modes Normal, STOP, and SLEEP modes
- ◆ 256B IRAM and 1792B XRAM with ECC check
- 64KB Code e-Flash with ECC and two 128x16 Information Block
 - Code security and data loss protection
 - 100K endurance and 10 years retention

Clock Sources

- ◆ Internal oscillator at 16MHz/32MHz(+/- 2%)
 - Spread Spectrum option
- ♦ Internal low power oscillator 128KHz/256KHz
- ♦ External clock option and clock out

Digital Peripherals

- ◆ 6 CH 8/10/12-bit center-aligned PWM controller
 - Trigger interrupt and ADC conversion
- ◆ 16 CH 8-bit PWM left/right aligned
- One 16-bit Timer/Capture and One 16-bit quadrature decoder
- ♦ Buzzer/Melody generator
- One I²C Master
- ◆ One I²C Slave also for ISP and debug
- ◆ One SPI Master/ Slave Controller
- One EUART1 and one EUART2/LIN

Analog Peripherals

- Capacitance sense touch-key controller scan up to 27 key
 - Shield output for moisture immunity
 - Low power sleep mode wakeup (<20uA).
 - Active Proximity sensing front-end
- ♦ 12-Bit SAR ADC with GPIO analog input
 - Track and hold
 - Temperature sensor and supply measurement
- ♦ 8-Bit DAC and four analog comparators
- Power on reset and Low voltage detect (2.2V-4.5V)

Miscellaneous

- Up to 28 GPIO pins with multi-function options
 - Configurable IO structure and noise filters
- ♦ 2.3V to 5.5V single supply
- ♦ Active current < 150uA/MHz in Normal mode
- ♦ Low power standby (1uA) in SLEEP mode
- ♦ Operating temperature -40°C to 85°C
- TSSOP20/24/28, QFN-32 and LQFP32 package (RoHS compliant)

1



ORDERING INFORMATION

Part No.	Temperature Range	Package
IS31CS8977-QFLS2-EB	-40°C ~ +85°C	QFN-32, Lead-free

Table 1: Ordering Information

For pricing, delivery, and ordering information, please contact LUMISSIL's marketing and sales team at https://www.lumissil.com/company/office-locations or (408) 969-6600.

Copyright © 2021~2022 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assumes all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



QUICK START



Figure 1: Photo of IS3XCS8977 EB Top View




Figure 2: Photo of IS3XCS8977 EB Bottom View

RECOMMENDED POWER SUPPLY

Supply Voltage VDD = 2.3V ~ 5.0V

ABSOLUTE MAXIMUM RATING

• ≤ 5.5V power supply

Caution: Do not exceed the conditions listed above, otherwise the board will be damaged.

PROCEDURE

IS3XCS8977 EB board is fully assembled and tested. Follow the steps listed below to verify board operation.

Caution: Do not turn on the power supply until all connections are completed.

Plug in the DC adapter and turn on the power supply. Please pay attention to the supply current.

EZISP PROGARMMING BOARD OPERATION

IS3XCS8977 MCU evaluation board offers flexible flash programming that can be programmed via the ISP Mode, Write Mode or Fast Write Mode via EzISP Programming Board.

- The ISP Mode of the EzISP Programming Board requires 4-pins connection (SCL, SDA, GND, VDD)
- 2) The Write Mode and Fast Writer Mode of the EzISP Programming Board requires 7-pins connection (RST, CK, CS, MO, MI, GND, VDD).



Figure 3: Photo of EzISP Programming Board



BOARD ASSEMBLY

Please refer Figure 4 and Figure 5 for IS3XCS8977 EB top and bottom view. IS3XCS8977 EB schematics and layout can be found from Figure 12~16. Bill of Materials can be found in table 2.




Figure 4: Photo of Main Board Top View




Figure 5: Photo of Main Board Bottom View



SOFTWARE SUPPORT

Before starting IS3XCS8977 EB board evaluation, it is required that the PC is installed with the EzISP USB driver and related files (for example: Microsoft Framework and C++ library) to check and update device boot code and flash if necessary. User can unzip file EzISP v3.3.x.zip(downloadable from our company web site) and run EzISP setup v3.3.x.exe for installation. And this installation needs the login Windows user with administrator privilege.

EzISP software supports WinXP / Win7 / Win8 / Win10 operating system.




Figure 8: Photo of EzISP Writer Mode operation interface

EzISP Writer Mode programming operation process is as following:

- Connect USB cable between the writer connector of the EzISP Programming Board and the USB port of your PC.
- Connect a 10-pin 2x5 Socket-Socket 1.27mm IDC cable from the writer connector of the EzISP Programming Board to the writer connector on the IS3XCS8977 EB.
- Turn all switches of DIP switch (SW2) to ON position.
- 4) Run EzISP software.
- 5) Select the MCU chip type and programming mode (for example: Writer Mode or Fast Writer Mode).
- Click the "Load" button and select the programming code (*.hex) to load.
- 7) Click the "Auto Run" button, and the EzISP software will immediately perform "Erase", "Write"

- and "Verify". Then the prompt information will be displayed at the bottom of the window. The prompt message includes the programming result and the running time.
- 8) Turn all switches of DIP switch (SW2) to OFF position.

Caution: In the Fast Writer/Writer mode, on-chip Boot code WILL BE erased! Once it's erased, ISP mode cannot function anymore.




Figure 9: Photo of EzISP ISP Mode operation interface

EzISP ISP Mode programming operation process is as following:

- Connect USB cable between the writer connector of the EzISP Programming Board and the USB port of your PC.
- Use a 10-pin 2x5 Socket-Socket 1.27mm IDC cable from the writer connector on the EzISP Programming Board to the writer connector on the IS3XCS8977 EB.
- Turn all switches of DIP switch (SW3) to ON position.
- 4) Run EzISP software.
- 5) Select the MCU chip type and programming mode (for example: ISP Mode).
- 6) Click the "Load" button and select the programming code (*.hex) to load.
- 7) Click the "Auto Run" button, and the EzISP software will immediately perform "Erase", "Write" and "Verify". Then the prompt information will be displayed at the bottom of the window. The prompt message includes the programming result and the running time.



8) Turn all switches of DIP switch (SW3) to OFF position.




Figure 10: Photo of EzISP Programming Board Connecting with IS3XCS8977 EB Board

The steps listed below are examples of GPIO control using the IS3XCS8977.

- Connect USB cable between the writer connector of the EzISP Programming Board and the USB port of your PC
- 2) Use the test code in Appendix I and compile the test code in the Keil C51 development environment (IDE, Keil µVision).
- Create a Hex file of the test code in Keil C51 and load the hex file of the test code via the EzISP software to update the firmware to the IS3XCS8977 flash.
- 4) After the firmware update is complete, IS3XCS8977 chip will automatically reset and execute the program.
- 5) In this example, you can measure if the P02 pin on the IS3XCS8977 EB has been toggled.




Figure 11: Photo of P02 pin toggling on the IS3XCS8977 EB

SCHEMATICS AND PCB LAYOUT

Below are brief layout guideline for your reference.

- 1.) Four layers of PCB is recommended to have better performance.
- 2.) In case, two-layer PCB is a must. It is highly recommended to maximize the ground plane/island to have less emissions.
- 3) Follow general MCU layout rules.
- Choose qualified by-pass capacitors and place them as close as possible to the IC VDDC and VCC pins to provide the best decoupling.
- 5.) High frequency and sensitive traces should not be close to communication lines like I2C, UART.



SCHEMATICS OF EVALUTATION BOARD




Figure 12: IS3XCS8977 EB Schematics




Figure 13: IS3XCS8977 EB Component Placement - Top Layer






Figure 14: IS3XCS8977 EB PCB Layout - Top Layer




Figure 15: IS3XCS8977 EB Component Placement - Bottom Layer






Figure 16: IS3XCS8977 EB PCB Layout - Bottom Layer



BILL OF MATERIALS

Bill Of Materials IS31CS8977 EB V1.1 Item Quantity Reference Part **PCB** Footprint Note C1,C3 4.7uF/16V 1 2 C0805 2 3 C2,C4,C5 0.1uF/16V C0805 3 1 D1 0R D 1206 4 1 J1 CONN IDC_2.54 5X2 CONN_IDC_5X2_2.54 (5X2) Connector 5 2 J2,J3 PH2X1_2.54 PH2X1_2.54 (2X1) Connector PH8X2 2.54 (8X2) Connector 4 J4,J5,J6,J7 PH8X2 2.54 6 7 1 R1 100K R0805 8 1 R3 0R R0805 9 2 R4,R5 4.7K R0805 10 1 S1 SW PUSHBUTTON SW_TACT_4.5_SMD Switch Button IS31CS8977-QFLS2-QFN-32/LQFN-32 U1 11 1 IS31CS8977-QFLS2-TR TR/IS32CS8977-LQLA3 Package

Table 2: Bill of Materials

For Bill of Materials, please refer above Figure 12: IS3XCS8977 EB Schematics.

١



REVISION HISTORY

Revision	Detailed Information	Date
Α	Initial release	2022.04.12

APPENDIX I: IS3XCS8977 Test Code — GPIO toggle

```
#include "CS8977_SFR.h"
#include "CS8977_XFR.h"
#include "CS8977 MCU.h"
#include "CS8977_EUART2.h"
#include "Global.h"
#include <intrins.h>
Initial_REGTRM
   REGTRM value for 1.5V
*/
void Initial_REGTRM(unsigned char regtrm)
   TB = 0xAA;
   TB = 0x55;
   REGTRM = regtrm;
  TB = 0x00;
   Initial IOSC
   IOSC ITRM value and IOSC VTRM value for 16MHz
void Initial IOSC(unsigned char ITRM, unsigned char VTRM)
 TB = 0xAA;
 TB = 0x55;
 IOSCITRM = ITRM;
 TB = 0x00;
 Delay10ms(1);
 TB = 0xAA;
 TB = 0x55;
 IOSCVTRM = VTRM;
 TB = 0x00;
}
   IFB Read 1Byte
   Read 1 byte from Information block IFB
unsigned char IFB_Read_1Byte(unsigned char ADD)
   unsigned char IFB DAT;
   TB = 0xAA;
   TB = 0x55;
   FLSHADH = 0x00;
```

```
FLSHADL = ADD;
   FLSHCMD = 0x02; //IFB Read
   TB = 0x00;
   TB = 0xAA;
   TB = 0x55;
   IFB DAT = FLSHDATL;
   TB = 0x00;
   return IFB DAT;
//=
    ______
   Reset_WDT3
   Watchdog Timer3 Configuration
*/
void Reset_WDT3(void)
   TB = 0xAA;
   TB = 0x55;
   WDT3CF = 0xD0; //clear WDT3 counter, stop WDT3 increment in STOP/SLEEP mode, clear Reset flag
   TB = 0x00;
Initial_IO
*/
void Initial IO(void)
   /* Initial Port0 / 1 / 2 / 3 */
   P0 = 0:
   P1 = 0:
   P2 = 0:
   P3 = 0:
   /* Port0 */
   IO_setting(&IOCFGO00, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO01, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO02, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   //IO setting(&IOCFGO03, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO_setting(&IOCFGO04, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO05, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO06, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO07, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   /* Port1 */
   IO_setting(&IOCFGO10, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO11, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO12, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO setting(&IOCFGO13, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO14, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO15, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO16, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO17, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO20, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO_setting(&IOCFGO21, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO setting(&IOCFGO22, IO PNDRV, IO Input EN, MFCFG GPIO);
   IO setting(&IOCFGO23, IO PNDRV, IO Input EN, MFCFG GPIO);
```

```
IO_setting(&IOCFGO24, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO25, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO26, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO27, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   /* Port3 */
   IO_setting(&IOCFGO30, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   //IO_setting(&IOCFGO31, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   //IO_setting(&IOCFGO32, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
   IO_setting(&IOCFGO33, IO_PNDRV, IO_Input_EN, MFCFG_GPIO);
Initial Variable
void Initial_Variable(void)
   /* Initial variable */
   u8_EUART2_cnt = 0;
    Delay10us
void Delay10us(unsigned char delay)
  unsigned char i, j;
   for(i=0; i<delay;i++)
       for (j = 0; j < 16; j++);
}
*/
//:
                     _____
   Delay1ms
*/
void Delay1ms(unsigned char delay)
   unsigned char i, j, k;
   for(i=0; i<delay; i++)
       for(j=0; j<10; j++)
           for(k=0; k<200; k++);
//=:
   ------
   Delay10ms
void Delay10ms(unsigned char delay)
   unsigned char i, j, k;
   for(i=0; i<delay; i++)
       for(j=0; j<100; j++)
           for(k=0; k<200; k++);
```

```
IO_setting
 Setting IO Configuration and Multi-Function(IOCFGOxx, IOCFGIxx, MFCFGxx)
*/
void IO_setting(unsigned char* xIOCFGO, unsigned IOCFGO_V, unsigned IOCFGI_V, unsigned MFCFG_V)
    unsigned char* tmp;
    tmp = xIOCFGO;
    tmp += 0x20:
    *tmp = MFCFG V;
    tmp = 0x10;
    *tmp = IOCFGI V;
    tmp = 0x10;
    *tmp = IOCFGO_V;
}
unsigned char u8_EUART2_cnt;
    Initial_EUART2
    Initial EUART2 Configuration
void Initial_EUART2(void)
    /* P0 7: TXD2, P0 6: RXD2 */
    IOCFGO32 = IO NDRV | IO PDRV;
    IOCFGI32 = 0x00;
    MFCFG32 = MFCFG TXD2;
    IOCFGO31 = IO PU;
    IOCFGI31 = IO Input EN;
    MFCFG31 = MFCFG_RXD2;
    /* EUART2 Configuration */
    LINSBRL = BUAD_L;
                           // EUART2 baud rate Low byte
                           // EUART2 baud rate High byte
    LINSBRH = BUAD_H;
    SCON2 = UART SCON;
                               // EUART2 Configuration Register
                           // Receive FIFO trigger threshold level = 0, Transmit FIFO trigger threshold level
    SFIFO2 = 0x00;
                            // = 0
    SCON2 = UART_SCON | 0x80;
                                   // EUART2 Enable
EUART2_tx_byte
    EUART2 transmit 1 byte
*/
void EUART2 tx byte(unsigned char p)
    while((SFIFO2 & 0x08));
    SBUF2 = p;
void main(void)
```



```
{
    unsigned char tmp;
    /* Disable Watchdog timer */
    TA = 0xAA; //Clear and disable watchdog
    TA = 0x55;
    WDCON = 0x00;
    TA = 0x00;
    /* Setup Wait Stat */
    TA = 0xAA;
                 //Wait State Cycle = 0
    TA = 0x55;
    WTST = 0;
    TA = 0x00;
    /* Regulator Trim & IOSC Trim */
    Initial_REGTRM(IFB_Read_1Byte(0x20));
                                                                     //Regulator Voltage
    Initial_IOSC(IFB_Read_1Byte(0x21), IFB_Read_1Byte(0x22));
                                                                         //IOSC = 16MHz
    /* Initial variable */
    Initial_Variable();
    /* Initial EUART2 */
    Initial_EUART2();
    /* Initial IO */
    Initial_IO();
    EUART2_tx_byte(0x55);
    EUART2 tx byte(0xAA);
    tmp = 0;
    while(1)
         Reset_WDT3();
                           //Clear WDT3
         EUART2 tx byte(tmp);
         /* Port 0 */
         P0 0 = !P0 0;
         P0_1 = !P0_1;
         P0_2 = !P0_2;
         //P0 3 = !P0 3;
         P0 4 = !P0 4;
         P0_5 = !P0_5;
         P0 6 = !P0 6;
         P0_7 = !P0_7;
         /* Port 1 */
         P1 0 = !P1 0;
         P1_1 = !P1_1;
         P1_2 = !P1_2;
         P1 3 = !P1 3;
         P1_4 = !P1_4;
         P1 5 = !P1 5;
         P1 6 = !P1 6;
         P1 7 = !P1 7;
         /* Port 2 */
         P2 0 = !P2_0;
         P2_1 = !P2_1;
         P2_2 = !P2_2;
         P2_3 = !P2_3;
```



```
P2_4 = !P2_4;

P2_5 = !P2_5;

P2_6 = !P2_6;

P2_7 = !P2_7;

/* Port 3 */

P3_0 = !P3_0;

//P3_1 = !P3_1;

//P3_2 = !P3_2;

P3_3 = !P3_3;

tmp++;

}
```