

INTEGRATED NMOS SWITCH 40V/1.3A LED DRIVER WITH FAULT REPORTING

August 2026

GENERAL DESCRIPTION

The IS32LT3361 is a continuous mode inductive step-down converter, designed for driving a single LED or multiple series connected LEDs efficiently from a voltage source higher than the LED voltage. The chip operates from an input supply between 6V and 40V and provides an externally adjustable output current of up to 1.3A.

The IS32LT3361 includes an integrated low-side output NMOS switch and a high-side output current sensing circuit, which uses an external resistor to set the nominal average output current.

Output current can be adjusted linearly by applying an external control signal to the ADJ pin. The ADJ pin will accept either a DC voltage or a PWM waveform. This will provide either a continuous or a gated output current. Applying a voltage less than 0.6V to the ADJ pin turns the output off and switches the chip into a low current standby state.

IS32LT3361 also features robust protections with fault reporting to ensure reliable operation.

The device is available in thermally enhanced SOP-8-EP and WDFN-8 packages and operates over a temperature range of -40°C to $+125^{\circ}\text{C}$.

FEATURES

- Wide input voltage range: 6V~40V
- Integrated 40V NMOS switch
- Up to 1.3A output current
- High efficiency (up to 98%)
- Simple low parts count
- $\pm 5\%$ output current accuracy over -40°C to $+125^{\circ}\text{C}$ temperature
- Single pin on/off and brightness control using DC voltage or PWM
- Up to 2000: 1 dimming ratio at 100Hz PWM
- Up to 1MHz switching frequency
- Robust fault protections
 - ✓ Open drain shared fault reporting
 - ✓ LED string open/short protection
 - ✓ Integrated NMOS over current protection
 - ✓ Diode open/short protection
 - ✓ Thermal shutdown protection
- RoHS & Halogen-Free Compliance
- TSCA Compliance
- AEC-Q100 Qualified with Temperature Grade 1: -40°C to 125°C

APPLICATIONS

- Automotive and avionic lighting
- Fog lights
- Daytime running lights
- Combination tail lights
- Courtesy lights
- Other LED lighting

TYPICAL APPLICATION CIRCUIT






Figure 1 Typical Application Circuit

Note 1: The capacitor, C_2 , can't be removed. And it MUST be placed as close as possible to the VIN and GND pins, otherwise the operation might be abnormal.

Note 2: R_S must be placed as close as possible to VIN and ISENSE pins to avoid noise interference.

PIN CONFIGURATION

Package	Pin Configuration
SOP-8-EP	
WDFN-8	

PIN DESCRIPTION

No.		Pin	Description
SOP	WDFN		
1	1	LX	Drain of NMOS switch.
2	2,3	GND	Ground pin.
3	4	FAULTB	Open drain I/O diagnostic pin. Active low output driven by the device when it detects a fault condition. As an input, this pin will accept an externally generated FAULTB signal to disable the device output to satisfy the “One Fail All Fail” function. Note this pin requires an external pull up resistor (R_{FAULTB}) to logic high level voltage. Do not allow to float.
4	5	ADJ	Multi-function On/Off and brightness control pin: * Leave floating for normal operation. ($V_{ADJ} = V_{REF} = 2.5V$ giving nominal average output current $I_{OUT_NOM} = 0.1V/R_S$) * Drive to below 0.6V to turn off output current. Keep low for over t_{SD} to enter low current standby mode * Drive with DC voltage ($0.81V < V_{ADJ} < 2.5V$) to adjust output current from 6% to 100% of I_{OUT_NOM} * When driving the ADJ pin above 2.5V, the current will be clamped to 100% brightness automatically. * Drive with PWM signal (low level $< 0.6V$ and high level $> 2.5V$) to adjust output current.
5	6	ISENSE	Connect resistor R_S from this pin to V_{IN} to define nominal average output current $I_{OUT_NOM} = 0.1V/R_S$
6,7	7	NC	No connection.
8	8	VIN	Input voltage (6V ~ 40V). Decouple to ground with $\geq 4.7\mu F$ X7R ceramic capacitor as close to device as possible.
		Thermal Pad	Must be connected to GND.

IS32LT3361



ORDERING INFORMATION

Automotive Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel
IS32LT3361-GRLA3-TR	SOP-8-EP, Lead-free	2500
IS32LT3361-DWLCA3-TR (Note 3)	WFDFN-8, Lead-free	

Note 3: IS32LT3361-DWLCA3-TR uses copper wire bonding.

Copyright © 2026 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

ABSOLUTE MAXIMUM RATINGS (NOTE 4)

VIN, LX, FAULTB pins	-0.3V ~ +45V
ISENSE pin	VIN-5V ~ VIN+0.3V, VIN≥5V
	-0.3V ~ VIN+0.3V, VIN<5V
ADJ pin	-0.3V ~ +6.0V
Maximum output current, ILX	1.5A
Recommended maximum operating frequency	1MHz
Power dissipation, PD(MAX) (Note 5)	2.3W (SOP)
	1.75W (WDFN)
Operating temperature, TA = TJ	-40°C ~ +150°C
Storage temperature, TSTG	-65°C ~ +150°C
Junction temperature, TJMAX	150°C
Package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), θJA	43.5°C/W (SOP)
	57°C/W (WDFN)
Package thermal resistance, junction to case (bottom) (4-layer standard test PCB based on JESD 51-14), θJC_BOT	8.0°C/W (SOP)
	29.6°C/W (WDFN)
ESD (HBM)	±2kV
ESD (CDM)	±750V

Note 4: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 5: Detail information please refer to package thermal de-rating curve on Page 15.

ELECTRICAL CHARACTERISTICS

Valid are at VIN= 12V, TJ= 25°C, unless otherwise noted.

Limits apply over the junction temperature (TJ) range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation (Note 6).

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
VIN	Input voltage		6		40	V
VIN_UVLO	VIN under voltage locked out threshold	VIN rising	5.0	5.25	5.5	V
VIN_UVLO_HY	Hysteresis of VIN_UVLO			200		mV
ISD	Shutdown current	ADJ pin grounded for >20ms		15	25	μA
IINQ_ON	Quiescent supply current with output not switching	ADJ and LX pins floating		1.5	2	mA
VSENSE	Mean current sense threshold voltage		95	100	105	mV
VSENSEHYS	Sense threshold hysteresis			±15		%
ISENSE	ISENSE pin input current	VISENSE =VIN-0.1V	16	20	24	μA
VREF	Internal reference voltage	Measured on ADJ pin with pin floating		2.5		V
VADJ_RG	External control voltage range on ADJ pin for DC brightness control		0.81		2.5	V
VADJ_OFF	Threshold voltage on ADJ pin to switch chip from active (on) state to quiescent (off) state	VADJ falling	0.6	0.65		V
VADJ_ON	Threshold voltage on ADJ pin to switch chip from quiescent (off) state to active (on) state	VADJ rising		0.7	0.8	V

ELECTRICAL CHARACTERISTICS (CONTINUED)

Valid are at $V_{IN} = 12V$, $T_J = 25^\circ C$, unless otherwise noted.

Limits apply over the junction temperature (T_J) range of $-40^\circ C$ to $+125^\circ C$, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. (Note 6).

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{PWM}	Delay time between PWM rising edge to 10% of I_{OUT} during PWM dimming	$f_{PWM} > 100Hz$			1.5	μs
t_{SD}	The low voltage persist time on ADJ pin to shutdown IC	$V_{ADJ} < 0.6V$	14	17	20	ms
R_{ADJ}	Internal pullup resistor between ADJ pin and V_{REF} (2.5V)		480	580	680	k Ω
I_{LX_LEAK}	LX switch leakage current				1	μA
I_{LX_MEAN}	Continuous LX switch current	(Note 7)			1.3	A
I_{LX_LIMIT}	LX switch current limit		2.1	2.5	2.9	A
t_{SKIP}	Current limit reset time	(Note 7)	26	30	34	ms
R_{LX}	LX switch 'ON' resistance	SOP-8-EP package		0.25	0.40	Ω
		WDFDN-8 package		0.25	0.50	
V_{OD_TH}	Open diode detection threshold	Test on LX pin	41	43	46	V
V_{FT_UVLO}	LED open fault detection under voltage locked out threshold of V_{IN}	V_{IN} rising	7.6	8.0	8.4	V
$H_{Y_{FT_UVLO}}$	Hysteresis of V_{FT_UVLO}	(Note 7)		200		mV
V_{FAULTB}	FAULTB pin voltage	Sink current = 5mA		0.1	0.2	V
V_{FAULTB_H}	FAULTB pin high enable threshold	Voltage rising			2	V
V_{FAULTB_L}	FAULTB pin low disable threshold	Voltage falling	0.6			V
t_{FAULTB}	FAULTB reporting delay time		17	20	23	ms
t_{ON_MIN}	Minimum switch 'ON' time	LX switch 'ON' (Note 7)		110	150	ns
t_{OFF_MIN}	Minimum switch 'OFF' time	LX switch 'OFF' (Note 7)		110	150	ns
t_{PD}	Internal comparator propagation delay	(Note 7)		50		ns
T_{SD}	Thermal shutdown temperature	(Note 7)		165		$^\circ C$
T_{SD_HYS}	Thermal shutdown hysteresis	(Note 7)		15		$^\circ C$

Note 6: Limits are 100% production tested at $25^\circ C$. Limits over the operating temperature range verified through either bench and/or tester testing and correlation using Statistical methods.

Note 7: Guaranteed by design.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2 I_{INQ_ON} vs. Supply Voltage




Figure 3 I_{INQ_ON} vs. Temperature




Figure 4 I_{SD} vs. Supply Voltage




Figure 5 I_{SD} vs. Temperature




Figure 6 R_{LX} vs. Supply Voltage




Figure 7 R_{LX} vs. Temperature




Figure 8 V_{ADJ} vs. Supply Voltage




Figure 9 V_{ADJ} vs. Temperature




Figure 10 V_{SENSE} vs. V_{ADJ}




Figure 11 V_{SENSE} vs. Temperature




Figure 12 V_{IN_UVLO} vs. Temperature




Figure 13 PWM Dimming




Figure 14 Output Current vs. Supply Voltage




Figure 15 Efficiency vs. Supply Voltage




Figure 16 Output Current vs. Supply Voltage




Figure 17 Efficiency vs. Supply Voltage




Figure 18 Power Up




Figure 19 Power Down




Figure 20 PWM On




Figure 21 PWM Off




Figure 22 Enabling from Shutdown Mode




Figure 23 LED Open and Recovery




Figure 24 Diode Open





Figure 25 Diode Short and Recovery

FUNCTIONAL BLOCK DIAGRAM



APPLICATION INFORMATION

The IS32LT3361 is a current hysteresis control LED buck driver with integrated NMOS switch. When power is applied, the integrated NMOS switch is turned on and the current starts to flow through the sense resistor R_S , the LED string, the inductor L_1 and internal NMOS switch to ground. The current ramps up linearly and its ramp up rate is determined by the supply voltage, LED string voltage and inductor L_1 value. The device monitors the voltage across the sense resistor R_S , which is produced by $R_S \times I_{OUT}$. Once the voltage reaches the internal upper threshold (about +15% over V_{SENSE}), the integrated NMOS switch is turned off and the current in the inductor L_1 continues to flow through the Schottky diode D_1 , sense resistor R_S , LED string and back into the inductor. The current linearly ramps down and its ramp down rate is determined by the Schottky diode D_1 forward voltage, the LED string voltage and inductor L_1 value. When the voltage reaches the internal lower threshold (about -15% below V_{SENSE}), the integrated NMOS switch is turned on again. Therefore the on/off of the NMOS switch maintains an average current in the LED string set by sense resistor R_S .




Figure 26 Operation Waveforms

UNDER VOLTAGE LOCKOUT (UVLO)

The device features an under voltage lockout (UVLO) function on VIN pin. This is a fixed value which cannot be adjusted. The device is enabled when the VIN voltage rises to exceed V_{IN_UVLO} (Typ. 5.25V) and disabled when the VIN voltage falls below ($V_{IN_VLO} - V_{IN_UVLO_HY}$) (Typ. 5.05V).

OUTPUT CURRENT SETTING

The nominal average output current in the LED(s) is determined by the value of the external current sense resistor (R_S) connected between VIN and ISENSE pins and is given by Equation (1):

$$I_{OUT_NOM} = \frac{0.1V}{R_S} \quad (1)$$

Note that $R_S=0.077\Omega$ is the minimum allowed value

for the sense resistor to maintain a switch current below the specified maximum value of 1.3A.

Table 1 gives values of nominal average output current for several values of current setting resistor (R_S) in the typical application circuit Figure 1:

Table 1 Output Current Setting

R_S (Ω)	Nominal Average Output Current (mA)
0.077	1300
0.15	667
0.3	333

The above values assume that the ADJ pin is floating and at a nominal voltage of $V_{REF} = 2.5V$.

R_S needs to be a 1% accuracy resistor with enough power tolerance and good temperature characteristic to ensure a stable output current. On PCB layout, this resistor MUST be placed as close to VIN and ISENSE pins as possible to avoid the EMI noise interference.

ENABLE AND PWM DIMMING

A high logic signal ($>2.5V$) on the ADJ pin will enable the IC. The buck converter ramps up the LED current to a target level which is set by current sense resistor, R_S .

When the ADJ pin goes from high to low ($<0.6V$), the buck converter will turn off, but the IC remains in standby mode for up to t_{SD} . When the ADJ pin goes high within this period, the LED current will turn on immediately. A Pulse-Width Modulated (PWM) signal with duty cycle D_{PWM} can be applied to the ADJ pin, as shown in Figure 27, to adjust the output current to a value below the nominal average value set by resistor R_S , the signal range is from 0V~5V. The logic "HIGH" must be higher than 2.5V, the logic "LOW" must be lower than 0.6V. The PWM signal must have the driving ability to drive the internal pull-up resistor R_{ADJ} (580k Ω Typ.). A practical range for PWM dimming frequency is between 100Hz and 20kHz.

There is an inherent PWM turn on delay time t_{PWM} (1.5 μs max.) during continuous PWM dimming. A high frequency PWM signal has a shorter period time that will degrade the PWM dimming linearity. Therefore, a low frequency PWM signal is good for achieving better dimming contrast ratio. At a 200Hz PWM frequency, the dimming duty cycle can be varied from 100% down to 1% or lower.

If the ADJ pin is kept low for over t_{SD} , the IC enters shutdown mode to reduce power consumption. The next high signal on ADJ will initialize a full startup sequence, which takes about 50 μs (Typ.). This startup sequence does not exist in a typical 100Hz to

20kHz PWM operation.




Figure 27 PWM Dimming Control Via ADJ Pin

ANALOG DIMMING

The ADJ pin can be driven by an external DC voltage within the range of 0.81V ~ 2.5V, as shown in Figure 28, to adjust the output current to a value below the nominal average value defined by R_s .




Figure 28 Dimming by External DC Voltage

The nominal average output current in this case is given by Equation (2):

$$I_{OUT_DC} = \frac{0.1V}{R_s} \times \frac{V_{ADJ} - 0.7V}{1.8V} \quad (2)$$

For $0.81V < V_{ADJ} < 2.5V$.

Note that 100% brightness setting corresponds to $V_{ADJ} = V_{REF} = 2.5V$. When driving the ADJ pin above 2.5V, the current will be clamped to 100% brightness automatically.

The input pullup impedance of the ADJ pin is 580kΩ (Typ.).

SOFT START

To optimize the dimming accuracy at high frequency PWM, IS32LT3361 doesn't have a built-in soft start function. However, connecting an external capacitor C_{ADJ} from the ADJ pin to ground can provide a soft start delay. When power up, the internal reference voltage V_{REF} charges C_{ADJ} through the pull-up resistor R_{ADJ} . C_{ADJ} increases the V_{ADJ} rising time of reaching the turn-on threshold and 100% brightness to provide the soft start function. The larger the capacitor value the longer the soft start time. The soft start time can be roughly calculated using the following Equation:

$$t_{SS} = 1.5 \times 10^6 \times C_{ADJ} \quad (3)$$

A 2.2nF ceramic capacitor can create about 3.3ms soft start time.

CAPACITOR SELECTION

A low ESR capacitor should be used for input

decoupling, as the ESR of this capacitor appears in series with the supply source impedance and lowers overall efficiency. This capacitor needs to supply the relatively high peak current to the inductor and smooth out the resulting feedback current ripple on the input supply.

The capacitor value is selected based on the acceptable ripple at the source, and is calculated by Equation (4):

$$C_{MIN} = \frac{I_{OUT_NOM} \times t_{ON}}{\Delta U_{MAX}} \quad (4)$$

I_{OUT_NOM} is the value of output current, ΔU_{MAX} is the acceptable ripple of power supply. T_{ON} is the "ON" time of LX.

The selected value must be higher than the calculated minimum value. Typically, a $\geq 10\mu F$ capacitor is recommended. Besides that, a 4.7μF X7R ceramic capacitor MUST be added and placed as close to VIN and GND pins as possible to decouple the high frequency ground bounce, otherwise the operation might be abnormal.

INDUCTOR SELECTION

The IS32LT3361 is a current hysteresis buck controller, which has a fixed inductor current ripple. For a given current, the higher inductor value results in a lower operating frequency. Selecting the inductor value involves trade-offs in performance. A larger inductance reduces operating frequency, and it also introduces unwanted parasitic resistance that lowers the efficiency. A smaller inductor value has a compact size and a lower cost but introduces a higher operating frequency which results in more AC switching loss on the internal NMOS switch. The recommended inductor values are in the range of 47μH to 220μH.

Higher inductor values are recommended for high supply voltages and low output current in order to minimize errors due to switching delays, which results in increased ripple and lower efficiency. Higher value inductance also results in a smaller change in output current over the supply voltage range. The inductor should be mounted as close to the chip as possible with low resistance connections to the LX and VIN pins.

The chosen inductor should have a saturation current higher than the peak output current and a continuous current rating above the required mean output current. It is recommended to use inductors with a saturation current greater than 2.2A for a 1.3A output current or a saturation current greater than 1.2A for a 750mA output current.

The inductor value should be chosen to maintain an operating frequency (recommended max. 1Mhz) with operating duty cycle and switch 'on/off' times within

the specified limits over the supply voltage and load current range.

The following equations can be used as a guide.

LX Switch 'ON' time:

$$t_{ON} = \frac{L \times \Delta I}{V_{IN} - V_{LED} - I_{AVG}(R_S + R_L + R_{LX})} \quad (5)$$

Note: $t_{ON_MIN} > 150\text{ns}$.

LX Switch 'OFF' time:

$$t_{OFF} = \frac{L \times \Delta I}{V_{LED} + V_D + I_{AVG}(R_L + R_S)} \quad (6)$$

Note: $t_{OFF_MIN} > 150\text{ns}$.

Where:

L is the inductor inductance (H)

R_L is the inductor resistance (Ω)

I_{AVG} is the required LED current (A)

ΔI is the inductor peak-peak ripple current (A)
[Internally set to $0.3 \times I_{AVG}$]

V_{IN} is the supply voltage (V)

V_{LED} is the total LED forward voltage (V)

R_{LX} is the NMOS switch resistance (Ω)

V_D is the diode forward voltage at the required load current (V)

Example:

For $V_{IN}=12\text{V}$, $L=47\mu\text{H}$, $R_L=0.26\Omega$, $V_{LED}=3.4\text{V}$, $I_{AVG}=333\text{mA}$, $V_D=0.36\text{V}$, $R_S=0.3\Omega$, $R_{LX}=0.25\Omega$:

$$t_{ON} = \frac{47 \times 0.3 \times 0.333}{12 - 3.4 - 0.333 \times (0.3 + 0.26 + 0.25)} \approx 0.564 \mu\text{s}$$

$$t_{OFF} = \frac{47 \times 0.3 \times 0.333}{3.4 + 0.36 + 0.333 \times (0.26 + 0.3)} \approx 1.19 \mu\text{s}$$

This gives an operating frequency of 570kHz and a duty cycle of 32%.

Optimum performance will be achieved by setting the duty cycle close to 50% at the nominal supply voltage. This helps to equalize the undershoot and overshoot and improves temperature stability of the output current.

DIODE SELECTION

For maximum efficiency and performance, the rectifier (D_1) should be a fast and low capacitance Schottky diode with low reverse leakage at the maximum operating voltage and temperature.

If alternative diodes are used, it is important to select diodes with a peak current rating above the peak inductor current and a continuous current rating

higher than the maximum output load current. It is very important to consider the reverse leakage of the diode when operating at high temperature. Excess leakage will increase the power dissipation in the device.

The higher forward voltage and overshoot due to reverse recovery time in silicon diodes will increase the peak voltage on the LX output. If a silicon diode is used, care should be taken to ensure that the total voltage appearing on the LX pin including supply ripple, does not exceed the specified maximum value.

REDUCING LED CURRENT RIPPLE

In a buck architecture, the output current is identical with the inductor current. For the IS32LT3361, the output current ripple is fixed at about $\pm 15\%$. Connecting an output capacitor in parallel with LED string will further reduce the current ripple in the LED string. A value of $1\mu\text{F}$ will reduce nominal ripple current by a factor of three (approx.). Proportionally lower ripple can be achieved with higher capacitor values. Note that the capacitor will not affect operating frequency or efficiency, but it will increase start-up delay, by reducing the rate of rise of LED voltage.

FAULT PROTECTION AND REPORTING

For robust system reliability, the IS32LT3361 integrates the detection circuitry to protect various fault conditions and report the fault conditions by the FAULTB pin which can be monitored by an external host. The fault protections include LED string open, Schottky diode open/short and thermal shutdown. Refer to Table 2. The FAULTB pin is an open drain structure with both input and output functionality. The FAULTB pin is not allowed to float. An external resistor, R_{FAULTB} , must be added to pull up the FAULTB pin above 2V for normal operation. The recommended resistor value is 47k Ω . The FAULTB pin will go low after a delay time, t_{FAULTB} , if the IS32LT3361 detects a fault condition. If the fault condition is removed, the FAULTB pin will recover to a high impedance state after t_{FAULTB} . The delay time is helpful to block some unwanted false fault reporting.

As an input pin, externally pulling the FAULTB pin low will disable the output at once. For lighting systems with multiple IS32LT3361 drivers which require the complete lighting system be shut down when a fault is detected, the FAULTB pin can be used in a parallel connection. A fault output by one device will pull low the FAULTB pins of the other parallel connected devices and simultaneously turn them off. This satisfies the "One Fail All Fail" operating requirement. If the FAULTB pin is shared with multiple devices and more than one external R_{FAULTB} is used, the resulting equivalent parallel resistor value should not result in $>5\text{mA}$ to each FAULTB input.

IS32LT3361

LED STRING OPEN PROTECTION

The LED string open detection is enabled after the VIN voltage rises above the internally fixed threshold, V_{FT_UVLO} , which is to prevent insufficient VIN voltage falsely triggering an open detection. If the connection to the LED(s) is open, the loop current flow is cut off, the voltage across the sense resistor R_S will never reach the internal upper threshold, preventing switching operation (the NMOS switch stays in the ON state). This prevents damage to the IS32LT3361, unlike in many boost converters, where the back EMF may damage the internal switch by forcing the drain above its breakdown voltage. If the switching stops for more than $20\mu s$ (Typ.) and if t_{FAULTB} time is exceeded, the device recognizes this as an LED string open fault and pulls the FAULTB pin low to report a fault. Once the open fault condition is removed, the device will recover to normal operation and the FAULTB pin will go back to high impedance state after t_{FAULTB} .

LED SHORT PROTECTION

If the LED string is shorted by a low impedance wire, the system will continue operation with the set current but at a very low duty cycle, however it will not cause any damage to system. An LED short-circuit will not be reported at the FAULTB pin.

DIODE SHORT PROTECTION

Should the Schottky diode be shorted by a low impedance wire, the power supply is directly connected to the drain of the integrated NMOS switch and will be shorted to ground when the NMOS switch turns on. That triggers the NMOS switch current limit protection and the integrated NMOS switch will immediately turn off and the FAULTB pin will go low after t_{FAULTB} . The device enters a hiccup mode of t_{SKIP} cycle time until the fault condition is removed and FAULTB pin goes back to high impedance state after t_{FAULTB} .

DIODE OPEN PROTECTION

In the event the Schottky diode fails open and once

the integrated NMOS switch turns off, the voltage on LX pin will increase due to the back EMF of the inductor. When the LX pin voltage exceeds the open diode detection threshold, V_{OD_TH} , the IS32LT3361 latches at the off state (stop switching) and pulls FAULTB pin low to report after exceeding t_{FAULTB} . The back EMF is discharged by the breakdown of the integrated NMOS switch, which is overstressed and may cause permanent damage to the device. Therefore the protection is not auto recoverable but needs a power cycle. Note that even though the diode open protection is able to latch the switching off, the back EMF still might cause permanent damage to the NMOS switch. To avoid an open diode condition, it is recommended that the soldering reliability of the Schottky diode must be ensured during the mass-production.




Figure 29 Schottky Diode Open

THERMAL SHUTDOWN PROTECTION

To protect the device from damage due to high power dissipation, the junction temperature is monitored. If the junction temperature exceeds the thermal shutdown temperature of $165^{\circ}C$ (Typ.) then the device will shut down immediately, and the output current is shut off and FAULTB pin is pulled low after t_{FAULTB} . After a thermal shutdown event, the IS32LT3361 will not try to restart until its temperature has reduced to less than $150^{\circ}C$ (Typ.). Once it restarts the FAULTB pin will recover to a high impedance state after t_{FAULTB} .

Table 2 Fault Conditions

Fault Type	Detection Condition	Driver Action	Fault Reporting	Fault Recovering
LED open	$V_{IN} > V_{FT_UVLO}$ and NMOS switch on-time exceeds $20\mu s$	Normal operation	FAULTB pin is pulled low after the delay time t_{FAULTB}	NMOS switch on-time is shorter than $20\mu s$
Diode short	NMOS switch current exceeds I_{LX_LIMIT}	NMOS switch turns off immediately and retrys after every t_{SKIP} cycle time		NMOS switch current drops below I_{LX_LIMIT}
Diode open	LX pin voltage exceeds V_{OD_TH} for 1 switching cycles time	Latch at off state immediately		Power cycle
Thermal shutdown	The junction temperature exceeds $165^{\circ}C$	NMOS switch turns off immediately		The junction temperature falls below $150^{\circ}C$.

THERMAL CONSIDERATIONS

The package thermal resistance, θ_{JA} , determines the amount of heat that can pass from the silicon die to the surrounding ambient environment. The θ_{JA} is a measure of the temperature rise created by power dissipation and is usually measured in degree Celsius per watt ($^{\circ}\text{C}/\text{W}$).

When operating the chip at high ambient temperatures, or when driving maximum load current, care must be taken to avoid exceeding the package power dissipation limits. The maximum power dissipation can be calculated using the following Equation:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}} \quad (7)$$

So, $P_{D(MAX)} = \frac{125^{\circ}\text{C} - 25^{\circ}\text{C}}{43.5^{\circ}\text{C}/\text{W}} \approx 2.3\text{W}$ (SOP-8-EP)

$$P_{D(MAX)} = \frac{125^{\circ}\text{C} - 25^{\circ}\text{C}}{57^{\circ}\text{C}/\text{W}} \approx 1.75\text{W}$$
 (WFDFN-8)

Figure 30 and 31, shows the power derating of the IS32LT3361 on a JEDEC boards (in accordance with JESD 51-5 and JESD 51-7) standing in still air.




Figure 30 Dissipation Curve




Figure 31 Dissipation Curve

The thermal resistance is achieved by mounting the IS32LT3361 on a standard FR4 double-sided printed circuit board (PCB) with a copper area of a few square inches on each side of the board under the IS32LT3361. Multiple thermal vias, as shown in Figure 32 and 33, help to conduct the heat from the exposed pad of the IS32LT3361 to the copper on each side of the board. The thermal resistance can be reduced by using a metal substrate or by adding a heatsink.




Figure 32 Board Via Layout For Thermal Dissipation (SOP package)




Figure 33 Board Via Layout for Thermal Dissipation (WFDFN package)

LAYOUT CONSIDERATIONS

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully handled, the operation could show instability as well as EMI problems.

The high dV/dt surface and dI/dt loops are a big noise emission source. To optimize the EMI performance, maintain a compact PCB layout for all high switching frequency points with a high voltage. Meantime, keep all traces carrying high current as short as possible to minimize the loops.

VIN Pin

The capacitor C_1 and C_2 should be placed as close

IS32LT3361

as possible to VIN and GND pins for good filtering. Especially the C_2 (4.7 μ F), it must be right next to the IS32LT3361 to prevent ground bounce, otherwise the device operation may be abnormal.

Rs Resistor

To avoid ground jitter, the current monitoring resistor, R_s , should be placed close to the device with short trace length to the device pins. To prevent noise coupling, the R_s traces should either be far away or be isolated from high-current paths and high-speed switching nodes. These practices are essential for improved accuracy and stability.

LX Pin

Keep the traces of the switching points short. The inductor L_1 , LX and free wheeling Schottky diode D_1 should be placed as close to each other as possible and the traces of connection between them kept as short and wide as possible.

ADJ Pin

The ADJ pin is a high impedance input, so when left floating, PCB traces to this pin should be as short as possible to reduce noise pickup. A small nanofarad capacitor is recommended for soft start and noise decoupling.

Thermal Pad

The thermal pad under the IS32LT3361 package must be soldered to a sufficient size of copper ground plane with sufficient vias to conduct the heat to opposite side PCB for adequate cooling.

CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	150°C 200°C 60-120 seconds
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.
Liquidous temperature (T _L) Time at liquidous (t _L)	217°C 60-150 seconds
Peak package body temperature (T _p)*	Max 260°C
Time (t _p)** within 5°C of the specified classification temperature (T _c)	Max 30 seconds
Average ramp-down rate (T _p to T _{smax})	6°C/second max.
Time 25°C to peak temperature	8 minutes max.






Figure 34 Classification Profile

PACKAGE INFORMATION

SOP-8-EP




WDFN-8




RECOMMENDED LAND PATTERN

SOP-8-EP



WFDFN-8



Note:

1. Land pattern complies to IPC-7351.
2. All dimensions in MM.
3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.

REVISION HISTORY

Revision	Detail Information	Date
0A	Initial release	2020.03.06
A	Update to final version	2020.07.21
B	1. Update to new Lumissil logo 2. Add RoHS and update AECQ description 3. EC condition "T _A =T _J =" changes to "T _J "	2024.06.14
C	Update POD and land pattern	2025.07.02
D	1.Add WDFDN-8 package 2.Add WDFDN data for R _{LX}	2026.08.26