

#### 18-CHANNEL LED DRIVER

March 2025

#### **GENERAL DESCRIPTION**

IS32FL3238 is an LED driver with 18 constant current channels. Each channel can be pulse width modulated (PWM) by 16 bits for smooth LED brightness control. In addition, each channel has an 8-bit output current control register which allows fine tuning the current for rich RGB color mixing, e.g., a pure white color LED application. The maximum output current of each channel is designed to be 78mA, which can be adjusted by one 8-bit global control register. Proprietary programmable algorithms are used in IS32FL3238 to minimize audible noise caused by the MLCC decoupling capacitor. All registers can be programmed via a high speed I2C (1MHz).

IS32FL3238 can be turned off with minimum current consumption by either pulling the SDB pin low or by using the software shutdown feature.

IS32FL3238 is available in eTSSOP-28 package. It operates from 2.7V to 5.5V over the temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C

#### **FEATURES**

- 2.7V to 5.5V VCC supply
- 1MHz I2C interface, automatic address increment function with readout function
- Four selectable I2C addresses
- Accurate color rendition
  - Selectable 8-bit/10-bit/12-bit/16-bit PWM
  - 8-bit dot correction
  - 8-bit global current adjust
- Open/short detect function
- 62kHz PWM frequency (8-bit PWM)
- Temperature detect function
- EMI/Noise reduction technology
  - Spread spectrum
  - Selectable phase delay
  - Selectable 180 degree clock phase
- -40°C to +125°C temperature range
- eTSSOP-28 package
- RoHS & Halogen-Free Compliance
- TSCA Compliance
- AEC-Q100 Qualified with Temperature Grade 1: -40°C to 125°C

#### **APPLICATIONS**

- Ambient lighting
- Roof lighting
- Display backlight
- Functional lighting



## **TYPICAL APPLICATION CIRCUIT**




Figure 1 Typical Application Circuit




Figure 2 Typical Application Circuit (V<sub>CC</sub> = 5V)

- Note 1: V<sub>LED+</sub> should be same as VCC voltage.
- Note 2:  $V_{IH}$  is the high level voltage for IS32FL3238, which is usually same as VCC of Micro Controller, e.g. if VCC of Micro Controller is 3.3V,  $V_{IH}$ =3.3V. If  $V_{CC}$ =5V and  $V_{IH}$  is lower than 2.8V, recommend to add a level shift circuit.
- **Note 3:** These optional resistors are for offloading the thermal dissipation (P=I<sup>2</sup>R) away from the IS32FL3238.
- Note 4: The output current is set up to 78mA when  $R_{ISET} = 2k\Omega$ . The maximum global output current can be set by external resistor,  $R_{ISET}$ . Please refer to the detail application information in  $R_{ISET}$  section.
- Note 5: The IC and LED should be placed far away from the antenna in order to prevent the EMI.



# **PIN CONFIGURATION**

Package	Pin Configuration (Top View)
eTSSOP-28	GND

# **PIN DESCRIPTION**

No.	Pin	Description
1,14,15,28	GND	Ground.
2	ISET	Input terminal used to connect an external resistor. This regulates the global output current. When $R_{\text{ISET}}$ = 6.8k $\Omega$ , $I_{\text{OUT}}$ = 23mA.
3	SDA	I2C serial data.
4	SCL	I2C serial clock.
5~7	OUT1~OUT3	Output channel 1~3 for LEDs.
8~13	OUT4~OUT9	Output channel 4~9 for LEDs.
16~21	OUT10~OUT15	Output channel 10~15 for LEDs.
22~24	OUT16~OUT18	Output channel 16~18 for LEDs.
25	SDB	Shutdown the chip when pulled low.
26	AD	I2C address setting.
27	VCC	Power supply.
	Thermal Pad	Connect to GND.



**ORDERING INFORMATION** 

Automotive Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel
IS32FL3238-ZLA3-TR	eTSSOP-28, Lead-free	2500

Copyright © 2025 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



# **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, V <sub>CC</sub>	-0.3V ~ +6.0V
Voltage at SCL, SDA, SDB, AD, OUT1 to OUT18	-0.3V ~ V <sub>CC</sub> +0.3V
Maximum junction temperature, T <sub>JMAX</sub>	+150°C
Storage temperature range, T <sub>STG</sub>	-65°C ~ +150°C
Operating temperature range, T <sub>A</sub> =T <sub>J</sub>	-40°C ~ +150°C
Package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), $\theta_{JA}$	32.3°C/W
Package thermal resistance, junction to thermal PAD (4-layer standard test PCB based on JEDEC standard), $\theta_{JP}$	11.08°C/W
ESD (HBM)	±2kV
ESD (CDM)	±750V

Note 6: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

Typical values are  $T_A = 25$ °C,  $V_{CC} = 5$ V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage		2.7		5.5	V
,	Maximum output current	V <sub>CC</sub> = 5V, V <sub>OUT</sub> = 0.8V, R <sub>ISET</sub> = 2kΩ, GCC= 0xFF, Scaling= 0xFF (Note 7)		78		mA
l <sub>оит</sub>	Output current	V <sub>CC</sub> = 5V, V <sub>OUT</sub> = 0.4V, R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF		23		mA
$\Delta I_{MAT}$	I <sub>OUT</sub> mismatch in chip	R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA	-8		8	%
$\Delta I_OUT$	I <sub>OUT</sub> mismatch between chip	R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA	-8		8	%
V <sub>HR</sub>	Headroom voltage R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA			0.2	0.35	٧
ICC	Quiescent power supply current	V <sub>CC</sub> = 5V, R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA, PWM= 0x00		5	10	mA
		V <sub>CC</sub> = 3.6V, R <sub>ISET</sub> = 6.8kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA, PWM= 0x00		4	7	mA
	Chutdown aurrent	$V_{CC}$ = 5V, $R_{ISET}$ = 6.8k $\Omega$ , $V_{SDB}$ = 0V or software shutdown		2	3	μA
I <sub>SD</sub>	Shutdown current	$V_{\text{CC}}$ = 3.6V, $R_{\text{ISET}}$ = 6.8k $\Omega$ , $V_{\text{SDB}}$ = 0V or software shutdown		1	2	μA
loz	Output leakage current	V <sub>SDB</sub> = 0V or software shutdown, V <sub>OUT</sub> = 5.5V			0.1	μΑ
$f_{OUT}$	PWM frequency of output	OSC= 8MHz, PWM Resolution= 8bit	29	31.5	34	kHz
T <sub>SHDN</sub>	Thermal shutdown	(Note 8)		165		°C
TSHDNHYST	Hysteresis	(Note 8)		20		°C
V <sub>OD</sub>	OUTx pin open detect threshold	R <sub>ISET</sub> =6.8kΩ, I <sub>OUT</sub> ≥0.1mA, measured at OUTx	0.08	0.18	0.26	٧
V <sub>SD</sub>	LED short detect threshold	R <sub>ISET</sub> =6.8kΩ, I <sub>OUT</sub> ≥0.1mA, measured at (Vcc-V <sub>OUTx</sub> )	0.7	1.3	1.5	٧



# **ELECTRICAL CHARACTERISTICS (CONTINUE)**

Typical values are  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .

Symbol	Parameter	rameter Condition		Тур.	Max.	Unit
Logic Ele	Logic Electrical Characteristics (SDA, SCL, SDB, AD)					
VIL	Logic "0" input voltage	Vcc= 2.7V~5.5V			0.4	V
V <sub>IH</sub>	Logic "1" input voltage	V <sub>CC</sub> = 2.7V~5.5V	1.4			V
lı∟	Logic "0" input current	V <sub>INPUT</sub> = 0V (Note 8)		5		nA
Іін	Logic "1" input current	V <sub>INPUT</sub> = V <sub>CC</sub> (Note 8)		5		nA

**DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 8)** 


O. mala s. l	Parameter	F	Fast Mode			Fast Mode Plus		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
fscL	Serial-clock frequency	-		400	-		1000	kHz
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	1.3		-	0.5		-	μs
t <sub>HD,</sub> sta	Hold time (repeated) START condition	0.6		-	0.26		-	μs
t <sub>SU, STA</sub>	Repeated START condition setup time	0.6		-	0.26		-	μs
tsu, sto	STOP condition setup time	0.6		-	0.26		-	μs
thd, dat	Data hold time	-		-	-		-	μs
t <sub>SU, DAT</sub>	Data setup time	100		-	50		-	ns
t <sub>LOW</sub>	SCL clock low period	1.3		-	0.5		-	μs
t <sub>HIGH</sub>	SCL clock high period	0.7		-	0.26		-	μs
t <sub>R</sub>	Rise time of both SDA and SCL signals, receiving	-		300	-		120	ns
t⊧	Fall time of both SDA and SCL signals, receiving	-		300	-		120	ns

Note 7: The recommended minimum value of  $R_{\text{ISET}}$  is  $2k\Omega.$ 

Note 8: Guaranteed by design.



# **FUNCTIONAL BLOCK DIAGRAM**





#### **DETAILED DESCRIPTION**

#### **12C INTERFACE**

The IS32FL3238 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS32FL3238 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to "0" for a write command and set A0 to "1" for a read command. The value of bits A1 and A2 are decided by the connection of the AD pin. The complete slave address is:

Table 1 Slave Address

Bit	A7:A3	A2:A1	A0
Value	01101	AD	0/1

AD connected to GND, AD = 00;

AD connected to VCC, AD = 11;

AD connected to SCL, AD = 01;

AD connected to SDA, AD = 10;

The SCL line is uni-directional. The SDA line is bi-directional (open-drain) with a pull-up resistor (typically  $2k\Omega$ ). The maximum clock frequency specified by the I2C standard is 1MHz. In this discussion, the master is the microcontroller and the slave is the IS32FL3238.

The timing diagram for the I2C is shown in Figure 3. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS32FL3238's acknowledge. The master releases the SDA line high (through a pull-up resistor).

Then the master sends an SCL pulse. If the IS32FL3238 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS32FL3238, the register address byte is sent, most significant bit first. IS32FL3238 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS32FL3238 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

#### **ADDRESS AUTO INCREMENT**

To write multiple bytes of data into IS32FL3238, load the address of the data register that the first data byte is intended for. During the IS32FL3238 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS32FL3238 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS32FL3238 (Figure 6).

#### READING OPERATION

Most of the registers can be read.

To read the register, after I2C start condition, the bus master must send the IS32FL3238 device address with the  $R/\overline{W}$  bit set to "0", followed by the register address which determines which register is accessed. Then restart I2C, the bus master should send the IS32FL3238 device address with the  $R/\overline{W}$  bit set to "1". Data from the register defined by the command byte is then sent from the IS32FL3238 to the master (Figure 7).




Figure 3 Interface Timing






Figure 4 Bit Transfer




Figure 5 Writing to IS32FL3238 (Typical)




Figure 6 Writing to IS32FL3238 (Automatic Address Increment)




Figure 7 Reading from IS32FL3238



### REGISTER DEFINITIONS

### **Table 2 Register Function**

Address	Name	Function	R/W	Table	Default
00h	Control Register	Power control register	R/W	3	
01h~48h	PWM Register	Channel [18:1] PWM register byte	R/W	5	
49h	Update Register	Update the PWM and scaling data	W	-	
4Ah~6Dh	LED Scaling Register	Control each channel's DC current	R/W	7	
6Eh	Global Current Control Register	Control global DC current/SSD	R/W	8	
70h	Phase Delay and Clock Phase Register	Phase delay and clock phase	R/W	9	0000 0000
71h	Open Short Detect Enable Register	Open short detect enable	R/W	10	
72h~76h	LED Open/Short Register	Open short information	R/W	11	
77h	Temperature Sensor Register	Temperature information	R/W	12	
78h	Spread Spectrum Register	Spread spectrum control register	R/W	13	
7Fh	Reset Register	Reset all registers	W	-	

Table 3 00h Control Register

Bit	D7	D6:D4	D3	D2:D1	D0
Name	-	OSC	-	PMS	SSD
Default	0	000	0	00	0

The Control Register sets software shutdown mode, internal oscillator clock frequency and PWM resolution. The internal oscillator clock frequency and the PWM resolution will decide the output PWM frequency. Recommend using lower than 500Hz option or higher than 20kHz options to avoid the MLCC's audible noise as shown in Table 4.

SSD	Software Shutdown Enable
0	Software shutdown mode

1 Normal operation

PMS	PWM Resolution
00	N=256, 8-bit
01	N=1024, 10-bit
10	N=4096, 12-bit
11	N=65536, 16-bit

. •	,
11	N=65536, 16-bit
osc	Oscillator Clock Frequency Selection
000	16MHz
001	8MHz
010	1MHz
011	500kHz
100	250kHz
101	125kHz
110	62kHz
111	31kHz

Table 4 PWM Frequency

14.5.0			80110	<u>,                                     </u>				
PWM Resolution	16M	8M	1M	500k	250k	125k	62k	31k
8-bit	62k	32k	4k	2k	1k	0.5k	244	122
10-bit	16k	8k	1k	0.5k	244	122	NA	NA
12-bit	4k	2k	244	122	NA	NA	NA	NA
16-bit	244	122	NA	NA	NA	NA	NA	NA

Table 5 01h~48h PWM Register

Reg	02h (04h, 06h)	01h (03h, 05h)			
Bit	D7:D0	D7:D0			
Name	PWMX_H	PWMX_L			
Default	0000 0000	0000 0000			

X=A or B, each output has 2 bytes  $\times$  2, total 4 registers to modulate the PWM duty in 256/1024/4096/65536 steps. For example, OUT1 uses 04h/03h (PWMB), 02h/01 (PWMA) to modulate the PWM, OUT2 uses 08h/07h (PWMB), 06h/05 (PWMA) to modulate the PWM, etc., If using the 8-bit PWM resolution, only the PWM\_L needs to be set.

The value of the SL (LED Scaling Register) decides the peak current of each LED noted as  $I_{\text{OUT}}.$ 

 $I_{\text{OUT}}$  and the value of the PWM Registers decide the average current of each LED noted as  $I_{\text{LED}}.$ 

IOUT computed by Formula (1):

$$I_{OUT} = I_{OUT (MAX)} \times \frac{GCC}{256} \times \frac{SLB + SLA}{512}$$
 (1)

ILED computed by Formula (2):



$$I_{LED} = \frac{PWMB + PWMA}{2N} \times I_{OUT}$$

$$PWMA = \sum_{n=0}^{15} D[n] \cdot 2^{n}$$

$$PWMB = \sum_{n=0}^{15} D[n] \cdot 2^{n}$$
(4)

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$  (check  $R_{ISET}$  section for more information), GCC is the global current setting (6Eh), and SLB, SLA are the scaling of each output (4Ah~6Dh), N=256/1024/4096/65536(8/10/12/16 bits PWM resolution)

For example:  $R_{ISET}=6.8k\Omega$ , GCC=0xFF, SL=0xFF, PMS= "11" (16 bits PWM resolution), PWMA\_H=0xFF, PWMA\_L=0xFF, PWMB\_H=0xFF, PWMB\_L=0xFF,  $I_{OUT(MAX)}=23mA$ 

$$I_{OUT} = I_{OUT (MAX)} \times \frac{255}{256} \times \frac{255 + 255}{512} = 23 \, mA$$
 (1)  
 $PWMA = \sum_{n=0}^{15} D[n] \cdot 2^n = 65535$  (3)

$$PWMB = \sum_{n=0}^{15} D[n] \cdot 2^n = 65535$$
 (3)

N= 65536

$$I_{LED} = \frac{65535 + 65535}{2 \times 65536} \times 23 \,\text{mA} = 23 \,\text{mA}$$
 (2)

Where I<sub>OUT(MAX)</sub> is the maximum output current decided by R<sub>ISET</sub> (check R<sub>ISET</sub> section for more information)

The I<sub>OUT</sub> of each channel is set by the SL bits of LED Scaling Register (4Ah~6Dh). Please refer to the detail information in Table 7.

If  $R_{\text{ISET}}$ =6.8k $\Omega$ , GCC=0xFF, SL=0xFF, PMS= "00" (8-bit PWM resolution, only use the PWM\_L, the PWM\_H will be ignored), PWMA\_H=0x77, PWMA\_L=0xAA, PWMB\_H=0x77, PWMB\_L=0xAA, I\_{OUT(MAX)}=23mA

$$I_{OUT} = I_{OUT (MAX)} \times \frac{255}{256} \times \frac{255 + 255}{256 \times 2} = 23 \, mA$$
 (1)

$$PWMA = \sum_{n=0}^{7} D[n] \cdot 2^{n} = 170$$
 (3)

$$PWMB = \sum_{n=0}^{7} D[n] \cdot 2^{n} = 170$$
 (4)

N=256

$$I_{LED} = \frac{170 + 170}{256 \times 2} \times 23 \,\text{mA}$$
 (2)

Table 6 PWM and Scaling Register Map

Table 6 PWM and Scaling Register Map PWM				
OUT	PWM H	PWM L	SL	
	02h	01h	4Ah	
1	02H 04h	03h	4AII 4Bh	
	04H	05h	4Ch	
2	08h	07h	4Ch 4Dh	
	0Ah	07H 09h	4Eh	
3				
	0Ch	0Bh	4Fh	
4	0Eh	0Dh	50h	
	10h	0Fh	51h	
5	12h	11h	52h	
	14h	13h	53h	
6	16h	15h	54h	
	18h	17h	55h	
7	1Ah	19h	56h	
	1Ch	1Bh	57h	
8	1Eh	1Dh	58h	
	20h	1Fh	59h	
9	22h	21h	5Ah	
9	24h	23h	5Bh	
10	26h	25h	5Ch	
10	28h	27h	5Dh	
44	2Ah	29h	5Eh	
11	2Ch	2Bh	5Fh	
40	2Eh	2Dh	60h	
12	30h	2Fh	61h	
40	32h	31h	62h	
13	34h	33h	63h	
4.4	36h	35h	64h	
14	38h	37h	65h	
	3Ah	39h	66h	
15	3Ch	3Bh	67h	
	3Eh	3Dh	68h	
16	40h	3Fh	69h	
	42h	41h	6Ah	
17	44h	43h	6Bh	
	46h	45h	6Ch	
18	48h	47h	6Dh	
	.511	.,,,,	<b>55</b>	



### 49h Update Register

When SDB = "H" and SSD = "1", a write of "0000 0000" to 49h will update the PWM Registers (01h~48h) values.

Table 7 4Ah~6Dh LED Scaling Register

145.5	ii iii ozii === ooaiiiig itogiotoi
Bit	D7:D0
Name	SLx
Default	0000 0000

X=A or B, each output has 8 bits  $\times$  2 to modulate DC current in 256 steps, for example, OUT1 use 4Bh and 4Ah to set the DC output current, OUT2 use 4Dh and 4Ch to set the DC output current, etc..

The value of the SLB+SLA Registers decides the DC peak current of each LED noted by I<sub>OUT</sub>.

I<sub>OUT</sub> computed by Formula (1):

$$I_{OUT} = I_{OUT (MAX)} \times \frac{GCC}{256} \times \frac{SLA + SLB}{256 \times 2}$$

$$SLA = \sum_{n=0}^{7} D[n] \cdot 2^{n}$$
 (5)

$$SLB = \sum_{n=0}^{7} D[n] \cdot 2^{n}$$
 (5)

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$ , GCC is the global current setting (6Eh)

4Ah~6Dh don't need to be update by writing to 49h, each register will be updated immediately when it is written.

Table 8 6Eh Global Current Control Register

Bit	D7:D0
Name	GCC
Default	0000 0000

GCC and SL control the I<sub>OUT</sub> as shown in Formula (1).

$$GCC = \sum_{n=0}^{7} D[n] \cdot 2^n \tag{5}$$

If GCC=0xFF, SLA=0xFF, SLB=0xFF, I<sub>OUT</sub>=I<sub>OUT(MAX)</sub>
If GCC=0x01, SLA=0xFF, SLB=0x00,

$$I_{OUT} = I_{OUT (MAX)} \times \frac{1}{256} \times \frac{255 + 0}{256 \times 2}$$

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$  (check  $R_{ISET}$  section for more information).

Table 9 70h Phase Delay and Clock Phase Register

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	PDE	-	PS	PS	PS	PS	PS	PS
Default	0	0	0	0	0	0	0	0

The PDE bit is for enabling channel group delay to minimize peak load current draw from the LED power supply rail.

PDE	Phase Delay Enable
0	Phase delay disable
1	Phase delay enable

PS[n] Clock Phase Select

0 All outputs work as scheme of Clock Phase 1

Outputs OUT[2+(n-1)\*6], OUT[4+(n-1)\*6], OUT[6+(n-1)\*6] work as scheme of Clock Phase 2

Phase Delay separates 18 outputs as 6 groups, OUT1~OUT3 as group 1, OUT4~OUT7 as group 2...OUT15~OUT18 as group 6. When the is enabled, group 2 will have a  $1/(6*f_{OUT})$  time delay than group 1, group 3 will also have a  $1/(6*f_{OUT})$  time delay than group 2, and so on.

For each group of 6 outputs there is a Clock Phase option PS[n](n=1~6), when PSn is set to "1", half current of each output(current decided by SLA) will keep the phase, phase 1, the turning on edge of the PWM pulse is fixed from starting of PWM cycle, but another half current of each output(current decided by SLB) will change to phase 2, the turning off edge of the PWM pulse is fixed from ending of PWM cycle as below, the rising and falling edges will cancel the power ripple.

Phase Delay feature and Clock Phase options can work together to minimize the voltage ripple of LED power supply (check PHASE DELAY and CLOCK PHASE section for phase 1, phase 2 definition and more information).

Table 10 71h Open Short Detect Enable Register

Bit	D7:D2	D1:D0
Name	-	OSDE
Default	0000 00	00

OSDE enables the open and/or short LED channel detection with the result stored in 72h~76h, note either open or short information is saved not both.

OSDE	Open/Short Detect Enable
00	Detect disable
01	Detect disable
10	Short detect enable
11	Open detect enable



Table 11-1 72h~75h LED Open/Short Register

72h	D7:D0
Name	OP/ST[8:1]
Default	x0x0 x0x0

Table 11-2 76h LED Open/Short Register

Bit	D7:D4	D3:D0
Name	-	OP/ST[18:17]
Default	0000	x0x0

Open or short status are stored in 72h to 76h.

OP[18:1] Open Information of OUT18:OUT1

No open happens 1 The output opens

ST[18:1] Short Information of OUT18:OUT1

No short happens 0 The output shorts 1

Table 12 77h Temperature Sensor Register

Bit	D7:D6	D5	D4	D3:D2	D1:D0
Name	TROF	-	T_Flag	-	TS
Default	00	0	0	00	00

TS stores the temperature/thermal roll-off point. TROF stores percentage of output current of the thermal roll-off function.

Read T\_Flag=1 indicates die temperature exceeds the setting point (TS). Before each reading of 77h register, TROF and TS need to be re-written.

TROF current	Thermal roll off percentage of output
00	100%
01	75%
10	55%
11	30%
TS	Temperature Point, Thermal roll off start
point	
00	140°C
01	120°C
10	100°C
11	90°C
T_Flag	Temperature Flag
0	Temperature point not exceeded
1	Temperature point exceeded

Table 13 78h Spread Spectrum Register

Bit	D7:D5	D4	D3:D2	D1:D0
Name	DCPWM	SSP	RNG	CLT
Default	000	0	00	00

When DCPWM is set to "0", the PWM outputs are decided by 01h~48h, and the PWM range is 0/256~255/256(8-bit PWM, 0/1024~1023/1024 for 10 bit PWM, 0/4096~4095/4096 for 12 bit PWM, 0/65536~65535/65536 for 16 bit PWM), still the 1/256(8-bit PWM, 1/1024 for 10 bit PWM, 1/4096 for 12 bit PWM, 1/65536 for 16 bit PWM), can't be turned on. When the DCPWM is set to "1", PWM dimming is disabled and dimming will be done by current adjust GCC and SLX registers.

Spread spectrum register enable the spread spectrum function, adjust the cycle time and range.

DCPWM	Setting the output to work in DC mode
xx0	Output 1~6 PWM data set by registers 01h~18h
xx1	Output 1~6 set to turn on (PWM is disabled)
x0x	Output 7~12 PWM data set by registers 19h~30h
x1x	Output 7~12 set to turn on (PWM is disabled)
0xx	Output 13~18 PWM data set by registers 31h~48h
1xx	Output 13~18 set to turn on (PWM is disabled)
SSP	Spread Spectrum Enable

1	Enable
CLT	Spread Spectrum Cycle Time
00	1980µs
01	1200µs
10	820µs
11	660µs

Disable

0

RNG	Spread Spectrum Range
00	±5%
01	±15%
10	±24%
11	±34%

### 7Fh Reset Register

When power on, all registers values are reset to 0x00 (default). A write of "0000 0000" to 7Fh will also reset all registers to their default values.



#### APPLICATION INFORMATION

#### RISET

The maximum output current IOUT(MAX) for OUT1~OUT18 can be adjusted by the external resistor, RISET, as described in Formula (6).

$$I_{OUT \, (MAX \,)} = 2x \cdot \frac{V_{ISET} \left( R_{ISET} \left( k\Omega \right) + 283 \,\right)}{R_{ISET} \left( k\Omega \right) \cdot 283} \tag{6}$$

x = 81.28,  $V_{OUT} = 0.8V$ ,  $V_{ISET} = 0.945V$ .

The recommended minimum value of  $R_{ISET}$  is  $2k\Omega$ .

When  $R_{ISET}$ =6.8k $\Omega$ ,  $I_{OUT(MAX)}$ =23mA

When R<sub>ISET</sub>= $3.3k\Omega$ ,  $I_{OUT(MAX)}$ =47mA

When RISET= $2k\Omega$ , IOUT(MAX)=78mA

RISET should be close to the chip and the ground side should well connect to the GND plane.

#### **CURRENT SETTING**

The maximum output current is set by the external resistor RISET. The Global Current Control register GCC can be used to set a lower current than set by RISET. The 8-bit SL registers (4Ah~6Dh) control the individual currents for each of the outputs.

Some applications may require the IOUT of each channel to be adjusted independently. For example, if OUT1 drives 1 LED and OUT2 drives 2 parallel LEDs, and they should have the same average current like 18mA, we can set the I<sub>OUT(MAX)</sub> to 36mA, and 4Ah=0x80. 4Bh=0x80, 4Ch=0xFF, GCC=0xFF. 4Dh=0xFF, the OUT1 sinks about 18mA and OUT2 sinks 36mA which can have two LEDs in parallel.

Another example, OUT1, OUT2 and OUT3 drive an RGB LED, OUT1 is Red LED, OUT2 is Green LED and OUT 3 is Blue LED. If GCC and SL bits are the same, then the RGB LED may appear a pinkish, or not so white. The SL bits can be used to adjust the IOUTx current so the RGB LED appears closer to a pure white color. We call this SL bit adjustment by another name: white balance registers.

#### **PWM CONTROL**

The PWM Registers (01h~48h) can modulate LED brightness of 18 channels with 256/1024/4096/65536 steps. For example, if the data in PWM H Register is "0000 0000" and in PWMA L Register is "0000 0100", then the PWM is the fourth step (total is 512 steps).

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

### **PWM FREQUENCY SELECT**

The IS32FL3238 output channels operate with a default 8 bits PWM resolution and the PWM frequency of 62kHz (the oscillator frequency is 16MHz). Because

all the OUTx channels are synchronized, the DC power supply will experience large instantaneous current surges when the OUTx channels turn ON. These current surges will generate an AC ripple on the power supply which cause stress to the decoupling capacitors. When the AC ripple is applied to a monolithic ceramic capacitor chip (MLCC) it will expand and contract causing the PCB to flex and generate audible hum in the range of between 20Hz to 20kHz. To avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and

An additional option for avoiding audible hum is to set IS32FL3238's output **PWM** the frequency above/below the audible range. The Control Register (00h) can be used to set the switching frequency to 122Hz~62kHz as shown in Table 4, some combine setting of the OSC and PMS bits will get different output PWM frequency, and higher than 20kHz is out of the audible range.

#### PHASE DELAY and CLOCK PHASE

To reduce audible noise due to PWM switching, the IS32FL3238 features Phase Delay and Clock Phase schemes. When Phase Delay and Clock Phase are disabled (default) all of the outputs turn on simultaneously causing large current draw from the ceramic capacitors and pausible audible noise.




Figure 8 Phase Delay and Clock Phase Disable

The PDE bit of register 70h will enable the Phase Delay function so at power-on the OUTx channel will not all turn on at the same time to minimize peak load current, resulting in reduced voltage ripple on the LED power supply rail. Phase Delay separates the 18 outputs as 6 groups, OUT1~OUT3 as group 1, OUT4~OUT6 as group 2...OUT15~OUT18 as group 6, when Phase Delay is enabled, group 2 will have a 1/(6×fout) time delay than group 1, group 3 will also have a 1/(6×f<sub>OUT</sub>) time delay than group 2, and so on.






Figure 9 PDE= "1" Phase Delay Enable

Also in each group of outputs, there is a Clock Phase option PS[n](n=1~6), when PSn of 71h register is set to "0" (default), all outputs in group n keep the phase 1.




Figure 10 PSn= "0" Clock Phase Disable

When PSn is set to "1", OUT[1+(n-1)×6], OUT[2+(n-1)×6], OUT[3+(n-1)×6], half of the current (current decide by SLA) will keep the phase 1, the turning on edge of the PWM pulse is fixed from starting of PWM cycle as below, but OUT[1+(n-1)×6], OUT[2+(n-1)×6], OUT[3+(n-1)×6] another half of the current (current decide by SLB) will change to phase 2, the turning off edge of the PWM pulse is fixed from ending of PWM cycle as below, the rising and falling edges will cancel the power ripple.




Figure 11 PSn= "1" Clock Phase Enable

Phase Delay feature and Clock Phase options can work together to minimize the voltage ripple of LED power supply.




Figure 12 PDE= "1" Phase Delay Enable, PSn= "1" (n=1~6) Clock Phase Enable

#### **OPEN/SHORT DETECT FUNCTION**

IS32FL3238 has open and short detect bit for each LED. See Open (VOD) and Short (VSD) detection thresholds in the Electrical Characteristics table.

By setting the OSDE bit of Open Short Detect Enable Register (71h) from "00" to "10" (store short information) or "11" (store open information), the LED Open/Short Register will store the open/short information immediately the MCU can get the open/short information by reading the 72h~76h.

#### **SPREAD SPECTRUM FUNCTION**

A switch mode controller can be particularly troublesome for application when the EMI is concerned. To optimize the EMI performance, the IS32FL3238 includes a spread spectrum function. By setting the RNG bit of Spread Spectrum Register (78h), Spread Spectrum range can be choose from ±5% /±15% /±24% /±34%. The spread spectrum can



spread the total electromagnetic emitting energy into a wider range that significantly degrades the peak energy of EMI. With the spread spectrum, the EMI test can be easy to be passed with smaller size and lower cost filter circuit.

#### **OPERATING MODE**

IS32FL3238 can operate in PWM Mode. The brightness of each LED can be modulated with 256/1024/4096/65536 steps by PWM registers. For example, if N=256, the data in PWMA Register are "0000 0100", PWMB Register are "0000 0000", then the PWM is the fourth step (total is 256+256=512 steps).

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

#### SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

#### Software Shutdown

By setting the SSD bit of the Control Register (00h) to "0", the IS32FL3238 will operate in software shutdown mode. When the IS32FL3238 is in software shutdown, all current sources are switched off, so the LEDs are OFF but all registers remain accessible. Typical current consumption is  $1\mu A$  ( $V_{CC}$ =3.6V).

#### **Hardware Shutdown**

The IS32FL3238 enters hardware shutdown when the SDB pin is pulled low. All analog circuits are disabled during hardware shutdown, typical current consumption is 1µA (Vcc=3.6V).

The chip releases hardware shutdown when the SDB pin is pulled high. The rising edge of SDB pin will reset the I2C module, but the register information is retained. During hardware shutdown the registers are accessible.

If the VCC supply drops below 1.75V but remains above 0.1V while SDB is pulled low, please re-initialize all Function Registers before SDB pulled high.

#### **LAYOUT**

As described in external resistor (R<sub>ISET</sub>), the chip consumes lots of power. Please consider below factors when layout the PCB.

- 1. The VCC capacitors need to close to the chip and the ground side should well connect to the GND of the chip.
- 2. R<sub>ISET</sub> should be close to the chip and the ground side should well connect to the GND of the chip.
- 3. The thermal pad should connect to ground pins and the PCB should have the thermal pad too, usually this pad should have 16 or 25 via thru the PCB to other side's ground area to help radiate the heat. About the thermal pad size, please refer to the land pattern of each package.



# **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 13 Classification Profile



# **PACKAGE INFORMATION**


# eTSSOP-28





# **RECOMMENDED LAND PATTERN**

# eTSSOP-28



### Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.



# **REVISION HISTORY**

Revision	Detail Information	Date
0A	Initial release.	2018.01.11
0B	<ol> <li>Update typical application figure 1, R<sub>JA</sub> value and correct mistakes</li> <li>Update Equation (6)</li> <li>Add ESD (HBM) and R<sub>JP</sub> value</li> </ol>	2019.03.08
0C	Add 62kHz PWM frequency in Feature     Update applications in page 1     Update EC condition to V <sub>CC</sub> =5V	2019.06.12
А	Add figure 1     Update note 4     Update eTSSOP-28 land pattern     Update to final version	2020.01.02
В	Update to new Lumissil logo, AECQ and add RoHS	2025.03.05