

MCU with 2KB SRAM and 64KB ECC E-Flash

GENERAL DESCRIPTION

CS8977 is a general-purpose MCU with 64KB Code e-Flash memory with ECC and 2KB SRAM with ECC. The embedded flash for code storage has a built-in ECC that corrects one-bit errors and detects two-bit errors. CPU accesses the e-Flash through program address read and through Flash Controller which can perform software read/write operations of e-Flash.

CS8977 has a 1-T 8051 with enhanced multiplication and division accelerator. There are three clock sources for the system. One is a 16MHz/32MHz IOSC (manufacturer calibration+/- 2%), another is XCLK, and the other one is SOSC32KHz (typical 32KHz) which is divided by the slow oscillator. ALL clock sources have a clock programmable divider for scaling down the frequency to save power dissipations. The clock selections are combined with flexible power management schemes, including NORMAL, IDLE, STOP, and SLEEP modes to balance speed and power consumption.

There are T0/T1/T2/T3/T4/T5 timers coupled with CPU and three WDTs where WDT1 is clocked by SYSCLK, and WDT2/WDT3 are clocked by a non-stop SOSC32KHz. An 8-bit/16-bit checksum and 16-bit CRC accelerator is included. There are EUART/LIN controllers, I²C master/slave controllers and SPI master/slave controller. The interfaces of these controllers are multiplexed with GPIO pins. Other useful peripherals include a buzzer control, six 8/10/12-bit PWMs, one channel of 16-bit timer/capture, and one 16-bit quadrature decoder. There are also 16 channels 8-bit PWM for LED control.

Analog peripherals include a 12-bit ADC with an internal temperature sensor, an 8-bit voltage output DAC, and four analog comparators with a programmable threshold. A touch key controller with up to 20-bit resolution is included. The touch key controller has shield output capability for moisture immunity and allows auto-detection wakeup from sleep mode (under 20uA). The maximum number of key inputs can be scanned is 27. The touch key controller can also be used for Active and passive proximity sensing.

CS8977 provides a flexible means of flash programming that supports ISP and IAP. The protection of data loss is implemented in hardware by access restriction of critical storage segments. The code security is reinforced with sophisticated writer commands and ISP commands. The on-chip breakpoint processor also allows easy debugging which can be integrated with ISP. A reliable power-on-reset circuit and a low supply voltage detection allow reliable operations under harsh environments.

APPLICATIONS

- Touch key applications with high robustness and reliability requirements
- Automotive and appliance

FEATURES

CPU and Memory

- Up to 32MHz 1-Cycle 8051 CPU core
- 16-bit Timers T0/T1/T2/T3/T4 and 24-bit Timer T5
- Checksum and CRC accelerator
- WDT1 by SYSCLK, WDT2/WDT3 by SOSC32KHz
- Clock fault monitoring
- All GPIO pins can be assigned to two external interrupts
- Power-saving modes IDLE, STOP, and SLEEP
- 256B IRAM and 1792B XRAM with ECC check
- 64KB Code e-Flash with ECC and two 128x16 Information Block
 - Code security and data loss protection
 - 100K endurance and 10 years retention

Clock Sources

- Internal oscillator at 16MHz/32MHz(+/- 2%)
 Spread Spectrum option
- Internal low power oscillator 128KHz/256KHz
- External clock option and clock out

Digital Peripherals

6 CH 8/10/12-bit center-aligned PWM controller

- Trigger interrupt and ADC conversion
- 16 CH 8-bit PWM left/right alignment
- One 16-bit Timer/Capture and One 16-bit quadrature decoder
- Buzzer/Melody generator
- One I²C Master
- One I²C Slave also for ISP and debug
- One SPI Master/ Slave Controller
- One EUART1 and one EUART2/LIN

Analog Peripherals

- Capacitance sense touch-key controller scan up to 27 key
 - Shield output for moisture immunity
 - Low power sleep mode wakeup (<20uA).
 - Active and passive proximity sensing
- 12-Bit SAR ADC with GPIO analog input
 - Temperature sensor and supply measurement
- 8-Bit DAC and four analog comparators
- Power-on reset and Low voltage detection (2.2V-4.5V)


Miscellaneous

Up to 28 GPIO pins with multi-function options
 Configurable IO structure and noise filters




- 2.3V to 5.5V single supply
- Active current < 150uA/MHz in Normal mode
- Low power standby (1uA) in SLEEP mode
- Operating temperature -40°C to 125°C
- TSSOP20/24/28, wettable flank QFN-32 (WQFN-32) and LQFP32 package
- RoHS & Halogen-Free compliant package
- TSCA Compliance
- AEC-Q100 qualification

BLOCK DIAGRAM










VDD 1	0	24 VDDC
RSTN 2		23 VSS
P17/CREF 3		22 P00
P16 4		21 P01
P14 5		20 P02
P13 6	IS32CS8977	19 P03
P12 7	TSSOP-24	18 P04
P11 8		17 P05
P10 9		16 P07
P20 10		15 P26
P22 11		14 P25
P23 12		13 P24
		I

VDD 1	0	28	VDDC
RSTN 2		27	VSS
P30 3		26	P00
P17/CREF 4		25	P01
P16 5		24	P02
P14 6		23	P03
P13 7	IS32CS8977	22	P04
P12 8	TSSOP-28	21	P05
P11 9		20	P06
P10 10		19	P07
P20 11		18	P27
P21 12		17	P26
P22 13		16	P25
P23 14		15	P24
		J	








Table of Contents

1.		escription and Multifunction Table	
2.	Memo	огу Мар	.4
3.	REGI	STER MAP SFR (0x80 – 0xFF)	.5
4.		STER MAP XFR (0xA000 – 0xAFFF)	
5.	8051	CPU	.8
	5.1	CPU Register	.8
	5.2	Addressing Timing and Memory Modes	
	5.3	MOVX A, @Ri Instructions	
	5.4	Dual Data Pointers and MOVX operations	
	5.5	Interrupt System.	
	5.6 5.7	Register Access Control Clock Control and Power Management Modes	
	5.7	5.7.1 IDLE Mode	
		5.7.2 STOP Mode	
		5.7.3 SLEEP Mode	19
	5.0	5.7.4 Clock Control.	
	5.8 5.9	Watchdog Timer System Timers – T0 and T1	
	5.9	5.9.1 Mode 0	
		5.9.2 Mode 1	23
		5.9.3 Mode 2	
		5.9.4 Mode 3	
	5.10	System Timer – T2	
	5.11	System Timer – T3 and T4 System Timer – T5	
	5.12 5.13	Multiplication and Division Unit (MDU)	
	5.15	5.13.1 Division – 32-bit divide by 16-bit or 16-bit divide by 16-bit.	
		5.13.2 Multiplication – 16-bit multiply by 16-bit	31
		5.13.3 Normalization – 32-bit	
		5.13.4 Shift – 32-bit	
	5.14	5.13.5 MDU Flag I ² C Master	
	5.15	Checksum/CRC Accelerator	
	5.16	Break Point and Debug Controller	
	5.17	Debug I ² C Port.	
	5.18	Data SRAM ECC Handling	
	5.19	Program ECC Handling	
	5.20	Memory and Logic BIST Test	41
	5.21	System Clock Monitoring	
	5.22	Reset	42
6.	Floob	Controller	
7.		ave Controller 2 (I2CS2)	
8.		T1 with Enhanced Function of UART1	
9.	EUAR	T2 with LIN Controller	56
10	Serial	Peripheral Interface (SPI)	66
10.	10.1	SPI Master Timing Illustration	67
		10.1.1 CPOL=0, CPHA=0	
		10.1.2 CPOL=0, CPHA=1	
		10.1.3 CPOL=1, CPHA=0	
	10.2	10.1.4 CPOL=1, CPHA=1 SPI Slave Timing Illustration	
	10.2	10.2.1 CPOL=0, CPHA=0	
		10.2.2 CPOL=0, CPHA=1	
		10.2.3 CPOL=1, CPHA=0	
		10.2.4 CPOL=1, CPHA=1	70
11.	Timer	with Compare/Capture and Quadrature Encoder	71
12.	PWM	Controller	77
40			
		3 Controller	50
Lumi	ssil Micr	osystems – <u>www.lumissil.com</u> CONFIDENTIAL	Ι



14.	Buzzer and Melody Controller	83
15.	Core Regulator and Low Voltage Detection	
16.	IOSC and SOSC	
	16.1 IOSC 16MHz/32MHz	
	16.2 12.2 SOSC	
	16.3 Clock Output	
17.	12-Bit SAR ADC (ADC)	90
18.	Analog Comparators (ACMP) and 8-bit DAC	93
19.	Touch Key Control III	97
20.	Active Proximity Sensor	
21.	GPIO Multi-Function Select and Pin Interrupt	
22.	Information Block IFB	
23.	Writer Mode	
24.	Boot Code and In-System Programming	
	Electrical Specifications	
29.	25.1 Absolute Maximum Ratings	
	25.2 Recommended Operating Condition	
	25.3 DC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40°C to 125°C)	
	25.4 AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 125°C)	
	25.5 Classification Reflow Profiles	
26.	Packaging Outline	116
	26.1 28-pin TSSOP	
	26.1.1 Recommended Land Pattern	
	26.2 24-pin TSSOP	
	26.2.1 Recommended Land Pattern	
	26.2.2 POD	
	26.3 20-pin TSSOP	
	26.3.1 Recommended Land Pattern	
	26.3.2 POD 26.4 32-pin WQFN	
	26.4.1 Recommended Land Pattern	
	26.4.2 POD	
	26.5 32-pin LQFP	
	26.5.1 Recommended Land Pattern	
27.	Ordering Information	
28.	Errata	
29	Revisions	128



List of Tables

1.	PIN Description and Multifunction Table Table 1-1 PIN Description Table	1 .2
	Table 1-2 PIN Multifunction Table	.3
3.	REGISTER MAP SFR (0x80 – 0xFF)	5
	Table 3-1 Memory Map	5
4.	REGISTER MAP XFR (0xA000 – 0xAFFF)	6
	Table 4-1 TA Protected Register map XFR	.7
22.	Information Block IFB	
	Table 22-1 Information Block (IFB))9



List of Figures

2.	Memory Map Figure 2-1 Memory Map	
5.	8051 CPU	
ວ.		
	Figure 5-1 Watchdog Timer block diagram	
	Figure 5-2 Timer/Counter Mode 0: 13-bit counter	
	Figure 5-3 Timer/Counter Mode 1: 16-bit counter Figure 5-4 Timer/Counter Mode 2: 8-bit re-load	
	Figure 5-5 Timer/Counter Mode 3: Two 8-bit counters	
	Figure 5-5 Timer/Counter Mode 3: Two 8-bit counters Figure 5-6 Timer 2 block diagram of Auto-reload and Capture	
	Figure 5-7 Timer 2 block diagram of Baud Rate Generator	
	Figure 5-8 Timer 3 and Timer 4 block diagram Figure 5-9 Timer 5 block diagram	
	Figure 5-10 System Clock Monitor diagram	
	Figure 5-11 Reset block diagram	
9.	EUART2 with LIN Controller	
	Figure 9-1 EUART2 with LIN Controller block diagram	
	Figure 9-2 EUART2 with LIN Controller block diagram	
	Figure 9-3 LIN frame timing	
	Figure 9-4 Finite State Machine of the LIN extension	60
10	Serial Peripheral Interface (SPI)	66
10.	Figure 10-1 SPI Master Timing with CPOL=0, CPHA=0	
	Figure 10-1 SPI Master Timing with CPOL=0, CPHA=0 Figure 10-2 SPI Master Timing with CPOL=0, CPHA=1	
	Figure 10-2 SPI Master Timing with CPOL=0, CPHA=1 Figure 10-3 SPI Master Timing with CPOL=1, CPHA=0	
	Figure 10-4 SPI Master Timing with CPOL=1. CPHA=1 Figure 10-5 SPI Slave Timing with CPOL=0, CPHA=0	
	Figure 10-6 SPI Slave Timing with CPOL=0, CPHA=1 Figure 10-7 SPI Slave Timing with CPOL=1. CPHA=0	
	Figure 10-7 SPI Slave Timing with CPOL=1. CPHA=0	
11.	Timer with Compare/Capture and Quadrature Encoder	71
	Figure 11-1 TCC implementations diagram	
	Figure 11-2 TCC timing diagram	
	Figure 11-3 QE implementation diagram	
	Figure 11-4 Timing diagram of CHA/CHB with X1/X2/X4 modes	75
14.	Buzzer and Melody Controller	
	Figure 14-1 Buzzer and Melody output timing diagram	
15.	Core Regulator and Low Voltage Detection	86
	Figure 15-1 LVD Threshold VX LVDTHD[6-0]	
16.	IOSC and SOSC	
	Figure 16-1 IOSC sweep rate and amplitude of Spread Spectrum	
	Figure 16-2 Slow oscillator function block	
17.	12-Bit SAR ADC (ADC)	90
	Figure 17-1 11-bit SAR ADC block diagram	90
18.	Analog Comparators (ACMP) and 8-bit DAC	93
	Figure 18-1 ACMP and 8-bit DAC block diagram	93
19	Touch Key Control III	97
13.	Figure 19-1 TK3 signals timing diagram	
	Figure 19-1 TKS signals timing diagram of Auto Detection in Sleep mode	
	righte 13-2 mining diagram of Auto Detection in Oleep Mode	90
20.	Active Proximity Sensor	103
	Figure 20-1 Active Proximity Sensor Illustration	
	Figure 20-2 Proximity Sensing Operation	
21.	GPIO Multi-Function Select and Pin Interrupt	
	Figure 21-1 GPIO Multi-function selection and Pin interrupt	



List of Registers

5.	8051 CPU	
	ACC (0xE0) Accumulator R/W (0x00)	8
	B (0xF0) B Register R/W (0x00)	
	PSW (0xD0) Program Status Word R/W (0x00)	
	SP (0x81) Stack Pointer R/W (0x00)	8
	ESP (0x9B) Extended Stack Pointer R/W (0x00)	
	STATUS (0xC5) Program Status Word RO(0x00)	8
	WTST (0x92) R/W (0x07)	
	MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected	
	ACON (0x9D) R/W (0x00) TA Protected	.10
	DPXR (0xDA) R/W (0x00) MXAX (0xEA) MOVX Extended Address Register R/W (0x00)	.10
	DPS (0x86) Data Pointer Select R/W (0x00) DPL (0x82) Data Pointer Low R/W (0x00)	
	DPH (0x82) Data Pointer High R/W (0x00)	
	DPL1 (0x84) Extended Data Pointer Low R/W (0x00)	
	DPH1 (0x85) Extended Data Pointer High R/W (0x00)	 11
	DPX (0x93) Data Pointer Top R/W (0x00)	12
	DPX1 (0x95) Extended Data Pointer Top R/W (0x00)	
	IE (0xA8) Interrupt Enable Register R/W (0x00)	
	EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)	. 13
	IP (0xB8) Interrupt Priority Register R/W (0x00)	
	EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)	. 14
	EXIF (0x91) Extended Interrupt Flag R/W (0x00)	. 14
	WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected	. 14
	TCON (0x88) R/W (0x00)	. 15
	TA (0xC7) Time Access Control Register A R/W (xxxxxx0)	. 15
	TB (0xC9) Time Access Control Register B R/W (0x00)	. 15
	PCÓN (0x87) R/W (0x00)	
	PMR (0xC4) R/W (010xxxxx)	
	CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected	
	WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT	
	CKCON (0x8E) Clock Control and WDT1 R/W (0xC7)	
	WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected	20
	WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected	
	WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected	
	WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected	
	WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected	
	WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected	
	TCON (0x88) R/W (0x00)	
	TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00)	
	TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)	
	TH0 (0x8C) Timer 0 High Byte Register R/W (0x00)	
	TL1 (0x8B) Timer 1 Low Byte Register R/W (0x00)	
	TH1 (0x8D) Timer 1 High Byte Register R/W (0x00)	.25
	T2CON (0xC8) Timer 2 Control and Configuration Register R/W (0x00) TL2 (0xCC) Timer 2 Low Byte Register R/W (0x00)	
	TH2 (0xCC) Timer 2 High Byte Register R/W (0x00)	20. 26
	RLDL (0xCA) Timer 2 reload Low Byte Register R/W (0x00)	. 20 26
	RLDH (0xCB) Timer 2 reload High Byte Register R/W (0x00)	
	T34CON (0xCF) Timer 3 and Timer 4 Control and Status Register R/W (0x00)	
	TL3 (0xAE) Timer 3 Low Byte Register R/W (0x00)	
	TH3 (0xAF) Timer 3 High Byte Register R/W (0x00)	
	TL4 (0xAC) Timer 4 Low Byte Register R/W (0x00)	. 28
	TH4 (0xAD) Timer 4 High Byte Register R/W (0x00)	. 28
	T5CON (0xA068) Timer 5 Control and Status Register (0x00)	
	TL5 (0xA069) Timer5 Low Byte Register R/W (0x00)	
	TH5 (0xA06A) Timer5 Medium Byte Register R/W (0x00)	
	TT5 (0xA06B) Timer5 High Byte Register R/W (0x00)	
	ARCON (0xFF) MDU Control R/W (0x00)	
	MD0 (0xF9) MDU Data Register 0 R/W (0x00)	
	MD1 (0xFA) MDU Data Register 1 R/W (0x00) MD2 (0xFB) MDU Data Register 2 R/W (0x00)	
	MD2 (0XFC) MDU Data Register 3 R/W (0X00)	
	MD4 (0xFD) MDU Data Register 4 R/W (0x00)	
	MD5 (0xFE) MDU Data Register 5 R/W (0x00)	



	I2CMTP (0xF7) I ² C Master Time Period R/W (0x00)	
	I2CMSA (0xF4) I ² C Master Slave Address R/W (0x00) I2CMBUF (0xF6) I ² C Master Data Buffer Register R/W (0x00)	
	I2CMBOF (0xF6) I ² C Master Control and Status Register R/W (0x00)	
	I2CMTO (0xC3) I2CTime Out Control Register R/W (0x00)	
	CCCFG (0xA078) Checksum/CRC Accelerator Configuration Register R/W (0x00)	
	CCDATA0 (0xA07C) Checksum/CRC Data Register 0 R/W (0x00)	
	CCDATA1 (0xA07D) Checksum/CRC Data Register 1 R/W (0x00)	
	CCDATA2 (0xA07E) Checksum/CRC Data Register 2 R/W (0x00)	
	CCDATA3 (0xA07F) Checksum/CRC Data Register 2 R/W (0x00) BPINTF (0xA0E0) Break Point Interrupt Flag Register R/W (0x00)	
	BPINTE (0xA0E) Break Point Interrupt Enable Register R/W (0x00) TB Protected	
	BPINTC (0xA0E2) Break Point Interrupt Control Register R/W (0x00)	
	BPCTRL (0xA0E3) DBG and BKP ISR Control and Status Register R/W (b'11111100)	
	PC1AL (0xA0F0) Program Counter Break Point 1 Low Address Register R/W (0x00)	
	PC1AH (0xA0F1) Program Counter Break Point 1 High Address Register R/W (0x00)	
	PC1AT (0xA0F2) Program Counter Break Point 1 Top Address Register R/W (0x00)	
	PC2AL (0xA0F4) Program Counter Break Point 2 Low Address Register R/W (0x00) PC2AH (0xA0F5) Program Counter Break Point 2 High Address Register R/W (0x00)	
	PC2AT (0xA0F3) Program Counter Break Point 2 Top Address Register R/W (0x00)	
	DBPCIDL (0xA098) Debug Program Counter Address Low Register RO (0x00)	
	DBPCIDH (0xA099) Debug Program Counter Address High Register RO (0x00)	
	DBPCIDT (0xA09A) Debug Program Counter Address Top Register RO (0x00)	
	DBPCNXL (0xA09B) Debug Program Counter Next Address Low Register RO (0x00)	
	DBPCNXH (0xA09C) Debug Program Counter Next Address High Register RO (0x00)	
	DBPCNXT (0xA09D) Debug Program Counter Next Address Top Register RO (0x00)	
	STEPCTRL (0xA09E) Single Step Control Enable Register R/W (0x00) SI2CDBGID (0xA09F) Slave I ² C Debug ID Register R/W (0x36) TB Protected	
	DECCCFG (0xA02D) Data ECC Configuration Register R/W (0x80) TB Protected	
	DECCADL (0xA02E) Data ECC Configuration and Address Register Low RO (0x00)	
	DECCADH (0xA02F) Data ECC Configuration and Address Register High RO (0x80)	
	PECCCFG (0xA00D) Program ECC Configuration Register R/W (0x80) TB Protected	40
	PECCADL (0xA00E) Program ECC Fault Address Register Low RO (0x00)	
	PECCADH (0xA00F) Program ECC Fault Address Register High R/W (0x80)	
	BSTCMD (0xA016) SRAM Built-In and Logic Self-Test R/W (0x00) TB Protected TSTMON (0xA014) Test Monitor Flag R/W (0x00)	
	RSTCMD (0xA014) Test Mollinor Plag R/W (0x00) TB Protected	
6.	Flash Controller	
	FLSHCMD (0xA025) Flash Controller Command Register R/W (0x80) TB Protected	
	FLSHDATL (0xA020) Flash Controller Data Register R/W (0x00)	
	FLSHDATH (0xA021) Flash Controller Data Register R/W (0x00)	
	FLSHADL (0xA022) Flash Controller Low Address Data Register R/W (0x00) FLSHADH (0xA023) Flash Controller High Address Data Register R/W (0x00)	
	FLSHECC (0xA024) Flash ECC Accelerator Register R/W	
	ISPCLKF (0xA026) Flash Command Clock Scaler R/W (0x25) TB Protected	
	FLSHPRT0 (0xA030) Flash Zone Protection Register 0 R/W (0x00) TB Protected	
	FLSHPRT1 (0xA031) Flash Zone Protection Register 1 R/W (0x00) TB Protected	
	FLSHPRT2 (0xA032) Flash Zone Protection Register 2 R/W (0x00) TB Protected	
	FLSHPRT3 (0xA033) Flash Zone Protection Register 3 R/W (0x00) TB Protected	46
	FLOUDDTA (0., A00.4) Flack Zama Destantian Destintan ADAM (0.,00) TD Destants d	
	FLSHPRT4 (0xA034) Flash Zone Protection Register 4 R/W (0x00) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected	46 46 46 46 46 46 46 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected	46 46 46 46 46 46 47 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB ProtectedFLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB ProtectedFLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB ProtectedFLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB ProtectedFLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB ProtectedFLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB ProtectedFLSHPPT3 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB ProtectedFLSHPPT4 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB ProtectedFLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected	46 46 46 46 46 47 47 47 47 47 47 47 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB ProtectedFLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB ProtectedFLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB ProtectedFLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB ProtectedFLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB ProtectedFLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB ProtectedFLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB ProtectedFLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB ProtectedFLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB ProtectedFLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB ProtectedFLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C7) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected	46 46 46 46 46 47 47 47 47 47 47 47 47 47 47 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C8) Flash IFB Protection Permanent Register 7 R/W (0xFF) TB Protected	46 46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C7) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected	46 46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
_	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C7) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Register R/W (0bXX11XX00) TB Protected FLSHPRTC (0xA027) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected	46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
7.	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPT1 (0xA0C8) Flash IFB Protection Register R/W (0bXX11XX00) TB Protected FLSHPTT (0xA0C7) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHPTT (0xA0C8) Flash VDD Switch Control Register R/W (0x00) TB Protected FLSHPTT (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected FLSHVDD (0xA015) Flash VDD Switch Control Register R/	46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
7.	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPT1 (0xA0C8) Flash IFB Protection Register R/W (0bXX11XX00) TB Protected FLSHPT1 (0xA027) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHPRTC (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x	46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
7.	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C7) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Controller Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPTT (0xA0C7) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHPRTC (0xA027) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHPRTC (0xA027) Flash VDD Switch Control Register R/W (0x00) TB Protected FLSHPRTC (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected I2CSCON2 (0xDB) I2CS2 Configuration R	46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT5 (0xA0C6) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected FLSHPT1 (0xA0C8) Flash IFB Protection Register R/W (0bXX11XX00) TB Protected FLSHPT1 (0xA027) Flash Controller Code Protection Register R/W (0x00) TB Protected FLSHPRTC (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x	46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47



	I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00) I2CSADR2A (0xDF) I2CS2 Slave Address 2 Register R/W (0x00)	
8.	EUART1 with Enhanced Function of UART1	
	SCON1 (0xB1) EUART1 Configuration Register R/W (0x00)	
	SCON1X (0xB2) EUART1 Configuration Register R/W (0x00)	
	SFIFO1 (0xB3) EUART1 FIFO Status/Control Register R/W (0x00) SINT1 (0xB4) EUART1 Interrupt Status/Enable Register R/W (0x00)	53
	SBUF1 (0xB4) EUART1 Data Buffer Register R/W (0x00)	54
	SBR1L (0xB6) EUART1 Baud Rate Register Low byte R/W (0x00)	55
	SBR1H (0xB7) EUART1 Baud Rate Register High byte R/W (0x00)	55
	SBRK1 (0xC1) EUART1 Break Configuration Register R/W (0x00)	55
9.	EUART2 with LIN Controller	56
9.	SCON2 (0xC2) UART2 Configuration Register R/W (0x00)	
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)	
	SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00)	
	SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)	59
	LINCTRL (0xA090) LIN Status/Control Register R/W (0x00)	
	LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)	
	LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)	61
	LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)	62
	LININT (0xA095) LIN Interrupt Flag Register R/W (0x00)	62
	LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00)	63
	LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00)	63
	TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00)	
	TXDTOH (0xA0B2) LIN TXD Dominant Timeout HIGH Registers R/W (0x00)	
	RXDTOL (0xA0B3) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00)	
	BSDCLRL (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00)	
	BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width High Registers R/W (0x00)	
	BSDACT (0xA0B8) Bus Stuck Dominant Active Width Registers R/W (0x00)	64
	BSDWKC (0xA0B7) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00)	64
10	Serial Peripheral Interface (SPI)	66
10.	SPICR (0xA1) SPI Configuration Register R/W (0b001000xx)	
	SPIMR (0xA2) SPI Mode Control Register R/W (0x00)	
	SPIST (0xA3) SPI Status Register R/W (0x00)	67
	SPIDATA (0xA4) SPI Data Register R/W (0xXX)	67
	Timer with Compare/Capture and Quadrature Encoder	
11		71
11.		
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00)	71
11.		71 72
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00)	71 72 72 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00)	71 72 72 73 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00)	71 72 72 73 73 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00)	71 72 73 73 73 73 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00)	71 72 72 73 73 73 73 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00)	71 72 73 73 73 73 73 73 73 73
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00)	71 72 73 73 73 73 73 73 73 73 74 74
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F Low RO (0x00)	71 72 73 73 73 73 73 73 73 73 73 74 74
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFL (0xA063) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA070) TCC Configuration Register 1 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 74 74 74 74
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 74 74 74 75 76
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG1 (0xA071) QE Configuration Register 2 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 74 74 74 75 76 76
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRL (0xA061) TC Capture Register R Low RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFL (0xA063) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG3 (0xA071) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECNTL (0xA074) QE Counter Low R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 74 74 74 75 76 76 76
11.	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R High RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG1 (0xA071) QE Configuration Register 2 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00)	$\begin{array}{c} 71 \\ 72 \\ 73 \\ 73 \\ 73 \\ 73 \\ 73 \\ 73 \\ 73$
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register High Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register R High Pouble Buffer R/W (0x00) TCCPTRH (0xA061) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECNTL (0xA074) QE Counter Low R/W (0x00) QECNTH (0xA075) QE Counter Low R/W (0x00) QEMAXL (0xA076) QE Maximum Counter Low R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 74 74 75 76 76 76 76
	 TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R Low RO (0x00) TCCPTFH (0xA062) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECNTL (0xA074) QE Counter Low R/W (0x00) QECNTH (0xA075) QE Counter High R/W (0x00) QECNTH (0xA076) QE Maximum Counter Low R/W (0x00) QEMAXL (0xA076) QE Maximum Counter High R/W (0x00) QEMAXH (0xA077) QE Maximum Counter High R/W (0x00) PWM Controller PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCCMPL (0xA055) TC Period Register Low Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register Low Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R Low RO (0x00) TCCPTFL (0xA062) TC Capture Register F High RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA074) QE Counter Low R/W (0x00) QECNTL (0xA075) QE Counter High R/W (0x00) QECNTH (0xA075) QE Counter High R/W (0x00) QEMAXL (0xA076) QE Maximum Counter Low R/W (0x00) QEMAXL (0xA077) QE Maximum Counter High R/W (0x00) QEMAXH (0xA080) PWM Clock Scaling Setting Register R/W (0x00) PWMCFG1 (0xA080) PWM Interrupt Enable and Flag R1egister R/W (0x08)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPL (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R Low RO (0x00) TCCPTFH (0xA062) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F Low RO (0x00) TCCPTFH (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECNTL (0xA074) QE Counter Low R/W (0x00) QECNTH (0xA075) QE Counter High R/W (0x00) QECNTH (0xA076) QE Maximum Counter Low R/W (0x00) QEMAXL (0xA076) QE Maximum Counter High R/W (0x00) QEMAXH (0xA077) QE Maximum Counter High R/W (0x00) PWM Controller PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 RW (0x00) TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00) TCFRG3 (0xA052) TC Configuration Register 3 R/W (0x00) TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00) TCPRDH (0xA055) TC Period Register Low Double Buffer R/W (0x00) TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00) TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00) TCCPTRL (0xA060) TC Capture Register R Low RO (0x00) TCCPTRH (0xA061) TC Capture Register R High RO (0x00) TCCPTFL (0xA062) TC Capture Register F High RO (0x00) TCCPTFL (0xA063) TC Capture Register F High RO (0x00) QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00) QECFG3 (0xA071) QE Configuration Register 2 R/W (0x00) QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECFG3 (0xA074) QE Counter Low R/W (0x00) QECNTH (0xA075) QE Counter Low R/W (0x00) QECNTH (0xA077) QE Counter Low R/W (0x00) QEMAXL (0xA077) QE Counter High R/W (0x00) QEMAXL (0xA077) QE Maximum Counter Low R/W (0x00) PWM Controller PWM Controller PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00) PWMCFG3 (0xA082) PWM Configuration 3 Register R/W (0x00) PWMCFG3 (0xA082) PWM Configuration 3 Register R/W (0x00) PWMCFG3 (0xA084) PWM Duty Register L R/W (0x00) PWMODTYL (0xA084) PWM Duty Register L R/W (0x00) PWMDTYL (0xA084) PWM Duty Register L R/W (0x00) PWMDTYL (0xA085) PWM Duty Register L R/W (0x00) PWMDTYL (0xA086) PWM1 Duty Register L R/W (0x00) PWMDTYL (0xA086) PWM1 Duty Register L R/W (0x00) PWMDTYL (0xA086) PWM1 Duty Register L R/W (0x00) PWMITTYL	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73
	TCCFG1 (0xA050) TCC Configuration Register 1 R/W (0x00)	71 72 73 73 73 73 73 73 73 73 73 73 73 73 73



	PWM2DTYH (0xA089) PWM2 Duty Register H R/W (0x00)	. 78
	PWM3DTYL (0xA08A) PWM3 Duty Register L R/W (0x00)	.78
	PWM3DTYH (0xA08B) PWM3 Duty Register H R/W (0x00)	
	PWM4DTYL (0xA08C) PWM3 Duty Register L R/W (0x00)	
	PWM4DTYH (0xA08D) PWM3 Duty Register H R/W (0x00)	
	PWM5DTYL (0xA08E) PWM5 Duty Register LR/W (0x00)	
	PWM5DTYH (0xA08F) PWM5 Duty Register H R/W (0x00)	. 79
13.	PWM8 Controller	80
	PWM8CF (0xA04C) PWM8 Configuration Register R/W (0x00)	
	PWM8CS (0xA04D) PWM8 Clock Scaling Setting Register R/W (0x00)	
	PWM8INT (0xA04E) PWM8 SYNC and Interrupt Flag Register R/W (0x00)	.80
	PWM8TRG (0xA04F) PWM Trigger Register R/W (0x00)	
	PWMDTY0 (0xA0A0) PWM Channel 0 Duty Register R/W (0x00)	. 80
	PWMDTY1 (0xA0A1) PWM Channel 1 Duty Register R/W (0x00)	. 81
	PWMDTY2 (0xA0A2) PWM Channel 2 Duty Register R/W (0x00)	
	PWMDTY3 (0xA0A3) PWM Channel 3 Duty Register R/W (0x00)	
	PWMDTY4 (0xA0A4) PWM Channel 4 Duty Register R/W (0x00)	
	PWMDTY5 (0xA0A5) PWM Channel 5 Duty Register R/W (0x00)	
	PWMDTY6 (0xA06) PWM Channel 6 Duty Register R/W (0x00)	
	PWMDTY7 (0xA0A7) PWM Channel 7 Duty Register R/W (0x00)	. 81
	PWMDTY8 (0xA0A8) PWM Channel 8 Duty Register R/W (0x00)	. 81
	PWMDTY9 (0xA0A9) PWM Channel 9 Duty Register R/W (0x00)	
	PWMDTY10 (0xA0AA) PWM Channel 10 Duty Register R/W (0x00)	
	PWMDTY11 (0xA0AB) PWM Channel 11 Duty Register R/W (0x00)	
	PWMDTY12 (0xA0AC) PWM Channel 12 Duty Register R/W (0x00)	
	PWMDTY13 (0xA0AD) PWM Channel 13 Duty Register R/W (0x00)	
	PWMDTY14 (0xA0AE) PWM Channel 14 Duty Register R/W (0x00)	. 82
	PWMDTY15 (0xA0AF) PWM Channel 15 Duty Register R/W (0x00)	. 82
14.	Buzzer and Melody Controller	.83
	NTAFRQL (0xA040) Note A Frequency Register R/W (0x00)	83
	NTAFRQH (0xA041) Note A Frequency Register R/W (0x00)	
	NTAP KGIT (0XA04 1) Note A Prequeity Register N/W (0X00)	.03
	NTADUR (0xA042) Note A Duration Register R/W (0x00)	
	NTAPAU (0xA043) Note A Pause Register R/W (0x00)	
	NTBFRQL (0xA044) Note B Frequency Register R/W (0x00)	
	NTBFRQH (0xA045) Note B Frequency Register R/W (0x00)	
	NTBDUR (0xA046) Note B Duration Register R/W (0x00)	. 84
	NTBPAU (0xA047) Note B Pause Register R/W (0x00)	
	NTPOW (0xA049) Note Power On Window Register R/W (0x00)	
	NTTU (0xA04A) Note Time Unit Register R/W (0x00)	84
	BZCFG (0xA048) Buzzer Configure Register R/W (0x00)	8/
		.0-
4 5	Core Regulator and Low Veltage Detection	00
15.	Core Regulator and Low Voltage Detection	
	REGTRM (0xA000) Regulator Trim Register R/W (0x80) TB protected	.86
	LVDCFG (0xA010) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected except bit 0 LVTIF	. 86
	LVDTHD (0xA011) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected	
	LVDHYS (0xA012) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected	. 87
16.	IOSC and SOSC	88
	IOSCITRM (0xA001) IOSC Coarse Trim Register R/W (0x01) TB Protected	
	IOSCVTRM (0xA002) IOSC Fine Trim Register R/W (0x80) TB Protected	
	SOSCTRM (0xA007) SOSC Trim Register R/W (0x08) TB Protected	
	CLKOUT (0xA006) Clock Out Control Register R/W (0x00)	
	CLROUT (0XA006) Clock Out Control Register R/W (0X00)	. 09
47		~~
17.	12-Bit SAR ADC (ADC)	90
	ADCCFG (0xA9) ADC Configuration Register R/W (0x00)	
	ADCCTLA (0xCE) ADC Control Register A R/W (0x00)	
	ADCCTLB (0xB9) ADC Control Register B R/W (0x00)	
	ADCL (0xBA) ADC Result Register Low Byte RO (0xXX)	
	ADCH (0xBB) ADC Result Register High Byte RO (0xXX)	
	,	
18	Analog Comparators (ACMP) and 8-bit DAC	93
	CMPCFGAB (0xA038) Analog Comparator A/B Configuration Register R/W (0x00)	01
	CMDCECCD (0xA030) Analog Comparator C/D Configuration Deviator DAM (0x00)	. 34
	CMPCFGCD (0xA039) Analog Comparator C/D Configuration Register R/W (0x00)	
	CMPVTH0 (0xA03A) Analog Comparator Threshold Control Register R/W (0x00)	
	CMPVTH1 (0xA03B) Analog Comparator Threshold Control Register R/W (0x00)	
	CMPST (0xA03D) Analog Comparator Status Register R/W (0x00)	
	DACCFG (0xA03C) Analog Comparator Status Register R/W (0x00)	. 95



19.	Touch Key Control III	97
	TK3CFGA (0xA018) TK3 Configuration Register A R/W (0x00)	
	TK3CFGB (0xA019) TK3 Configuration Register B R/W (0x00)	
	TK3CFGC (0xA01A) TK3 Configuration Registers C R/W (0x00)	
	TK3CFGD (0xA01B) TK3 Configuration Registers D R/W (0x00)	100
	TK3CFGE (0xA00C) TK3 Configuration Register E R/W (0x00)	100
	TK3HDTYL (0xA01C) TK3 High Duty Count Register L RO (0x00)	101
	TK3HDTYH (0xA01D) TK3 High Duty Count Register H RO (0x00)	101
	TK3LDTYL (0xA01E) TK3 Low Duty Count Register L RO (0x00)	
	TK3LDTYH (0xA01F) TK3 Low Duty Count Register H RO (0x00)	
	TK3BASEL (0xA028) TK3 Baseline Register L R/W (0x00)	
	TK3BASEH (0xA029) TK3 Baseline Register H R/W (0x00)	101
	TK3THDL (0xA02A) TK3 Threshold Register L R/W (0x00)	101
	TK3THDH (0xA02B) TK3 Threshold Register H R/W (0x00)	101
	TK3PU (0xA02C) TK3 DC Pull-Up Control Register R/W (0x00)	
20	Active Proximity Sensor	103
20.	APSCFGA (0xA008) Active Proximity Sensor Configuration Register A R/W (0x00)	103
	APSCFGB (0xA009) Active Proximity Sensor Configuration Register B R/W (0x78)	
	APSCFGC (0xA00A) Active Proximity Sensor Configuration Register C R/W (0x27)	
	APSCFGD (0xA00B) Active Proximity Sensor Configuration Register D R/W (0x27)	
		105
21.	GPIO Multi-Function Select and Pin Interrupt	106
	IOCFGO (0xA100 – 0xA10F) IO Buffer Output Configuration Registers R/W (0x00)	106
	IOCFGI (0xA110 – 0xA11F) IO Buffer Input Configuration Registers R/W (0x00)	106
	MFCFG (0xA120 – 0x A12F) Port Multi-Function Configuration Registers R/W (0x00)	
22.	Information Block IFB	108
23.	Writer Mode	110
24.	Boot Code and In-System Programming	111
25.	Electrical Specifications	112
26	Packaging Outline	116
27.	Ordering Information	126
20		
20.	Errata	127
	Errata	



1. PIN Description and Multifunction Table

TSSOP20	TSSOP24	TSSOP28	QFN 32	Name	Туре	ANIO1	ANIO2	Pin Description	
1	1	1	21	VDD	Ρ	-	-	Supply Voltage 2.3V to 5.5V	
20	24	28	20	VDDC	P/O	-	-	Internal 1.5V supply Connect to external 1.0uF decoupling capacitor.	
2	2	2	22	RSTN	IO	-	-	Active low reset input with internal 5K Ohm pull-up.	
19	23	27	1	VSS	G			VSS	
18	22	26	18	P00	IO/A	KEY	ADCHA	Port 0.0 I/O with multi- function. This pin also defaults to I2CS SDA for ISP	
17	21	25	17	P01	IO/A	KEY	ADCHB	Port 0.1 I/O with multi- function. This pin also defaults to I2CS SCL for ISP	
16	20	24	16	P02	IO/A	KEY	DAC	Port 0.2 I/O with multi- function.	
15	19	23	15	P03	IO/A	KEY	CMPA	Port 0.3 I/O with multi- function.	
14	18	22	14	P04	IO/A	KEY	CMPB	Port 0.4 I/O with multi- function.	
	17	21	13	P05	IO/A	KEY	CMPC	Port 0.5 I/O with multi- function.	
		20	12	P06	IO/A	KEY	CMPD	Port 0.6 I/O with multi- function.	
	16	19	11	P07	IO/A	KEY	CMPTH	Port 0.7 I/O with multi- function.	
	9	10	32	P10	IO/A	KEY	ADCHA	Port 1.0 I/O with multi- function.	
	8	9	31	P11	IO/A	KEY	ADCHB	Port 1.1 I/O with multi- function.	
8	7	8	30	P12	IO/A	KEY	SHIELD	Port 1.2 I/O with multi- function.	
7	6	7	29	P13	IO/A	KEY	CMPTH	Port 1.3 I/O with multi- function.	
6	5	6	28	P14	IO/A	KEY	CMPD	Port 1.4 I/O with multi- function.	
5			27	P15	IO/A	KEY	CMPC	Port 1.5 I/O with multi- function.	
4	4	5	26	P16	IO/A	KEY	CMPB	Port 1.6 I/O with multi- function.	
3	3	4	25	P17	IO/A	CREF	CMPA	Port 1.7 I/O with multi- function. Also serves as CREF for touch key controller	
9	10	11	2	P20	IO/A	KEY	SHIELD	Port 2.0 I/O with multi- function.	
10		12	3	P21	IO/A	KEY	SHIELD	Port 2.1 I/O with multi- function.	



TSSOP20	TSSOP24	TSSOP28	LQFP QFN 32	Name	Туре	ANIO1	ANIO2	Pin Description
	11	13	4	P22	IO/A	KEY	SHIELD	Port 2.2 I/O with multi- function.
	12	14	5	P23	IO/A	KEY	CMPA	Port 2.3 I/O with multi- function.
	13	15	6	P24	IO/A	KEY	CMPB	Port 2.4 I/O with multi- function.
11	14	16	7	P25	IO/A	KEY	CMPC	Port 2.5 I/O with multi- function.
12	15	17	8	P26	IO/A	KEY	CMPD	Port 2.6 I/O with multi- function.
13		18	9	P27	IO/A	KEY	CMPTH	Port 2.7 I/O with multi- function.
		3	24	P30	IO/A	KEY	ADCHA	Port 3.0 I/O with multi- function.
			23	P31	IO/A	KEY	ADCHB	Port 3.1 I/O with multi- function.
			19	P32	IO/A	KEY	DAC	Port 3.2 I/O with multi- function.
			10	P33	IO/A	KEY	SHIELD	Port 3.3 I/O with multi- function.

Table 1-1 PIN Description Table

Note: If customers would like to use our CS89XX Touch Key Library software tool, please refer to our IS3XCS89XX Touch Key Library Tool User's Manual before starting your hardware schematics design. Each GPIO pin can use MFCFG register to select pin functions. The function table is shown as the following table.

MFCFG[5-0]	Function Name	Function Description
00000	LOW	This forces the output to logic low state. Actual output depends on OPOL setting in IOCFG register.
000001	GPIO	8051 GPIO port
000010	SCK	SPI SCK input or output depends on SPI MS setting.
000011	SDI	SPI SDI input corresponds to MI or SI depending on SPI MS setting.
000100	SDO	SPI SDO output corresponds to MO or SO depending on SPI MS setting.
000101	SSN	SPI SSN input or output depends on SPI MS setting.
000110	SSCL	I ² C Slave SCL I/O
000111	SSDA	I ² C Slave SDA I/O
001000	MSCL	I ² C Master SCL I/O
001001	MSDA	I ² C Master SDA I/O
001010	TX1	EUART1 TX output
001011	RX1	EUART1 RX input
001100	TX2	EUART2/LIN TX output
001101	RX2	EUART2/LIN RX input
001110	BZ	Buzzer/Melody output
001111	XCLK	External system clock input
010000	ТО	Timer 0 input
010001	T1	Timer 1 input
010010	T2	Timer 2 input



MFCFG[5-0]	Function Name	Function Description
010011	IDX	Quadrature Encoder IDX (Index) input
010100	PHA	Quadrature Encoder PHA (Phase A) input
010101	PHB	Quadrature Encoder PHA (Phase B) input
010110	XCAPT	TCC (Timer Compare/Capture) Capture Input
010111	TC	TCC (Timer Compare/Capture) Terminal Count output
011000	CC	TCC (Timer Compare/Capture) Compare Count output
011001	PWM0	PWM Channel 0 output
011010	PWM1	PWM Channel 1 output
011011	PWM2	PWM Channel 2 output
011100	PWM3	PWM Channel 3 output
011101	PWM4	PWM Channel 4 output
011110	PWM5	PWM Channel 5 output
011111	HIGH	This forces the output to logic high state. Actual output depends on OPOL setting in IOCFG register
100000	PSTX	Proximity Sensor TX output
100001	CLKO	Clock Output
100010	PWM8-L	PWM8 left output
100011	PWM8-R	PWM8 right output

Table 1-2 PIN Multifunction Table

**** MFCFG[5-0] default is 000000 after reset, thus default state is output logic low.

Note:

There are 16 channels of PWM - PWM0 to PWM15. The even channel is left-aligned and the odd channel is rightaligned. And the two of the continuous even and odd channels are grouped to map to two GPIO as follows. Each can be selected to be even or odd aligned by PWML and PWMR.

GPIO00 and GPIO01 are mapped to PWM0 and PWM1.

GPIO02 and GPIO03 are mapped to PWM2 and PWM3.

GPIO04 and GPIO05 are mapped to PWM4 and PWM5.

GPIO06 and GPIO07 are mapped to PWM6 and PWM7.

GPIO10 and GPIO11 are mapped to PWM8 and PWM9.

GPIO12 and GPIO13 are mapped to PWM10 and PWM11.

GPIO14 and GPIO15 are mapped to PWM12 and PWM13.

GPIO16 and GPIO17 are mapped to PWM14 and PWM15.

GPIO20 and GPIO21 are mapped to PWM0 and PWM1.

GPIO22 and GPIO23 are mapped to PWM2 and PWM3.

GPIO24 and GPIO25 are mapped to PWM4 and PWM5.

GPIO26 and GPIO27 are mapped to PWM6 and PWM7.

GPIO30 and GPIO31 are mapped to PWM8 and PWM9.

GPIO32 and GPIO33 are mapped to PWM10 and PWM11.



2. Memory Map

There is a total of 256 bytes of internal RAM in CS8977, the same as standard 8052. There is a total of 1792 bytes of auxiliary RAM allocated in the 8051 extended RAM area at 0x0100h – 0x07FFh. Programs can use "MOVX" instructions to access the XRAM.

There is a 64Kx16 embedded Flash memory for code storage. For CPU program access (Read-Only), the lower byte is used for actual access, and the upper byte is used for ECC check. The ECC is performed in nibble bases with each nibble in the high byte corresponding to the nibbles in the low byte. ECC in this case is capable of one-bit correction and two-bit detection for each nibble. This is significantly more robust than 8:5 ECC. ECC check of program access is through hardware and performed automatically. The embedded Flash can also be accessed through the Flash controller. The Flash controller allows both read/write access and is always in 16-bit width with no ECC. For erase operations, the page size of the Flash is 512x16. There are two 128x16 IFB blocks in the Flash. The first IFB is used for manufacturer and calibration data, and some areas are as user OTP data. The 2nd IFB is open for user applications with no restriction. Also please note that there is an 8-byte code security key located at the last 8 bytes of user program space to prevent pirate access to information.




Figure 2-1 Memory Map

3. REGISTER MAP SFR (0x80 – 0xFF)

The SFR address map maintains maximum compatibilities to most existing 8051-like MCU. The following table shows the SFR address map. Since SFR can be accessed by direct addressing mode, registers of built-in peripherals that require fast access are mostly located in SFR. XFR is mainly used for on-chip peripheral control and configurations.

	0	1	2	3	4	5	6	7
0XF0	В	-	-	-	I2CMSA	I2CMCR	I2CMBUF	I2CMTP
0XE0	ACC	-	-	-	-	-	-	-
0XD0	PSW	-	-	-	-	-	-	-
0XC0	-	SBRK1	SCON2	I2CMTO	PMR	STATUS	MCON	TA
0XB0	P3	SCON1	SCN1X	SFIFO1	SBUF1	SINT1	SBR1L	SBR1H
0XA0	P2	SPICR	SPIMR	SPIST	SPIDATA	SFIFO2	SBUF2	SINT2
0X90	P1	EXIF	WTST	DPX	-	DPX1	-	-
0X80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON
	8	9	Α	В	С	D	E	F
0XF8	EXIP	MD0	MD1	MD2	MD3	MD4	MD5	ARCON
0XE8	EXIE	-	MXAX	-	-	-	-	-
0XD8	WDCON	-	DPXR	I2CSCON2	I2CSST2	I2CSADR2	I2CSDAT2	I2CSADR2A
0XC8	T2CON	ТВ	RLDL	RLDH	TL2	TH2	ADCCTLA	T34CON
0XB8	IP	ADCCTLB	ADCL	ADCH	-	-	-	-
0XA8	IE	ADCCFG	-	-	TL4	TH4	TL3	TH3
0X98	-	-	-	ESP	-	ACON	-	WKMASK
0X88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	CKSEL

Table 3-1 Memory Map



4. REGISTER MAP XFR (0xA000 – 0xAFFF)

	0	1	2	3	4	5	6	7
A000	REGTRM	IOSCITRM	IOSCVTRM	-	-	-	CLKOUT	SOSCTRM
A010	LVDCFG	LVDTHD	LVDHYS	-	TSTMON	FLSHVDD	BSTCMD	RSTCMD
A020	FLSHDATL	FLSHDATH	FLSHADL	FLSHADH	FLSHECC	FLSHCMD	ISPCLKF	FLSHPRTC
A030	FLSHPRT0	FLSHPRT1	FLSHPRT2	FLSHPRT3	FLSHPRT4	FLSHPRT5	FLSHPRT6	FLSHPRT7
A040	NTAFRQL	NTAFRQH	NTADUR	NTAPAU	NTBFRQL	NTBFRQH	NTBDUR	NTBPAU
A050	TCCFG1	TCCFG2	TCCFG3	-	TCPRDL	TCPRDH	TCCMPL	TCCMPH
A060	TCCPTRL	TCCPTRH	TCCPTFL	TCCPTFH	-	-	-	-
A070	QECFG1	QECFG2	QECFG3	-	QECNTL	QECNTH	QEMAXL	QEMAXH
	8	9	Α	В	С	D	E	F
A008	APSCFGA	APSCFGB	APSCFGC	APSCFGD	TK3CFGE	PECCCFG	PECCADL	PECCADH
A018	TK3CFGA	TK3CFGB	TK3CFGC	TK3CFGD	TK3HDTYL	TK3HDTYH	TK3LDTYL	TK3LDTYH
A028	TK3BASEL	TK3BASEH	TK3THDL	TK3THDH	TK3PUD	DECCCFG	DECCADL	DECCADH
A038	CMPCFGAB	CMPCFGCD	CMPVTH0	CMPVTH1	DACCFG	CMPST	-	-
A048	BZCFG	NTPOW	NTTU	-	PWM8CF	PWM8CS	PWM8INT	PWM8TRG
A058	-	-	-	-	-	-	-	-
A068	T5CON	TL5	TH5	TT5	-	-	-	-

	0	1	2	3	4	5	6	7
A080	PWMCFG1	PWMCFG2	PWMCFG3	-	PWM0DTYL	PWM0DTYH	PWM1DTYL	PWM1DTYH
A090	LINCTRL	LINCNTRH	LINCNTRL	LINSBRH	LINSBRL	LININT	LININTEN	-
A0A0	PWMDTY0	PWMDTY1	PWMDTY2	PWMDTY3	PWMDTY4	PWMDTY5	PWMDTY6	PWMDTY7
A0B0	LINTCON	TXDTOL	TXDTOH	RXDTOL	RXDTOH	BSDCLRL	BSDCLRH	BSDWKC
A0C0	FLSHPPT0	FLSHPPT1	FLSHPPT2	FLSHPPT3	FLSHPPT4	FLSHPPT5	FLSHPPT6	FLSHPPT7
A0D0	-	-	-	-	-	-	-	-
A0E0	BPINTF	BPINTE	BPINTC	BPCTRL	-	-	-	-
A0F0	PC1AL	PC1AH	PC1AT	-	PC2AL	PC2AH	PC2AT	-
	8	9	Α	В	С	D	E	F
A088	PWM2DTYL	PWM2DTYH	PWM3DTYL	PWM3DTYH	PWM4DTYL	PWM4DTYH	PWM5DTYL	PWM5DTYH
A098	DBPCIDL	DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	SI2CDBGID
A0A8	PWMDTY8	PWMDTY9	PWMDTY10	PWMDTY11	PWMDTY12	PWMDTY13	PWMDTY14	PWMDTY15
A0B8	BSDACT	-	-	-	-	-	-	-
A0C8	FLSHPTI	-	-	-	-	-	-	-
A0D8	WDT2CF	WDT2L	WDT2H	WDT3CF	WDT3L	WDT3H	-	-
A0E8	-	-	-	-	-	-	-	-
A0F8								



	0	1	2	3		5	6	7
	U		2	3	4	Э	0	/
A100	IOCFGO00	IOCFGO01	IOCFGO02	IOCFGO03	IOCFGO04	IOCFGO05	IOCFGO06	IOCFGO07
A110	IOCFGI00	IOCFGI01	IOCFGI02	IOCFGI03	IOCFGI04	IOCFGI05	IOCFGI06	IOCFGI07
A120	MFCFG00	MFCFG01	MFCFG02	MFCFG03	MFCFG04	MFCFG05	MFCFG06	MFCFG07
A130	IOCFGO20	IOCFGO21	IOCFGO22	IOCFGO23	IOCFGO24	IOCFGO25	IOCFGO26	IOCFGO27
A140	IOCFGI20	IOCFGI21	IOCFGI22	IOCFGI23	IOCFGI24	IOCFGI25	IOCFGI26	IOCFGI27
A150	MFCFG20	MFCFG21	MFCFG22	MFCFG23	MFCFG24	MFCFG25	MFCFG26	MFCFG27
A160	-	-	-	-	-	-	-	-
A170	-	-	-	-	-	-	-	-
	8	9	Α	В	С	D	Е	F
A108	IOCFGO10	IOCFGO11	IOCFGO12	IOCFGO13	IOCFGO14	IOCFGO15	IOCFGO16	IOCFGO17
A118	IOCFGI10	IOCFGI11	IOCFGI12	IOCFGI13	IOCFGI14	IOCFGI15	IOCFGI16	IOCFGI17
A128	MFCFG10	MFCFG11	MFCFG12	MFCFG13	MFCFG14	MFCFG15	MFCFG16	MFCFG17
A138	IOCFGO30	IOCFGO31	IOCFGO32	IOCFGO33	-	-	-	-
A148	IOCFGI30	IOCFGI31	IOCFGI32	IOCFGI33	-	-	-	-
A158	MFCFG30	MFCFG31	MFCFG32	MFCFG33	-	-	-	-
A168	-	-	-	-	-	-	-	-
A178	-	-	-	-	-	-	-	-

Table 4-1 TA Protected Register map XFR

5. <u>8051 CPU</u>

5.1 CPU Register

ACC (0xE0) Accumulator R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	ACC[7-0]								
WR		ACC[7-0]							

ACC is the CPU accumulator register and is involved in the direct operations of many instructions. ACC is bitaddressable.

B (0xF0) B Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	B[7-0]								
WR		B[7-0]							

B register is used in standard 8051 multiplication and division instructions and is also used as an auxiliary register for temporary storage. B is also bit-addressable.

PSW (0xD0) Program Status Word R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CY	AC	F0	RS1	RS0	OV	UD	Р
WR	CY	AC	F0	RS1	RS0	OV	UD	Р
CY Carry Flag		v Flag					·	

Carry Flag
Auxiliary Carry Flag (BCD Operations)
General Purpose
Register Bank Select
Overflow Flag
User Defined (reserved)
Parity Flag

SP (0x81) Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		SP[7-0]								
WR		SP[7-0]								

PUSH will result in ACC being written to SP+1 address. POP will load ACC from IRAM with the address of SP.

ESP (0x9B) Extended Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		ESP[7-0]							
WR		ESP[7-0]							

In FLAT address mode, ESP and SP together form a 16-bit address for the stack pointer. ESP holds the higher byte of the 16-bit address.

STATUS (0xC5) Program Status Word RO(0x00)

	7	6	5	4	3	2	1	0	
RD	-	HIP	LIP	-	-	-	-	-	
WR	-	-	-	-	-	-	-	-	
Н	HIP High Priority (HP) Interrupt Status HIP=0 indicates no HP interrupt.								
HIP=1 indicates HP interrupt progressing. LIP Low Priority (LP) Interrupt Status									

Low Priority (LP) Interrupt Status LIP=0 indicates no LP interrupt.



SPTA1	LIP=1 indicates LP interrupt progressing. UART1 Transmit Activity Status
	SPTA1=0 indicates no UART1 transmit activity.
	SPTA1=1 indicates UART1 transmit active.
SPRA1	UART1 Receive Activity Status
	SPRA1=0 indicates no UART1 receive activity.
	SPRA1=1 indicates UART1 receive active.
SPTA0	UART0 Transmit Activity Status
	SPTA0=0 indicates no UART0 transmit activity.
	SPTA0=1 indicates UART0 transmit active.
SPRA0	UART0 Receive Activity Status
	SPRA0=0 indicates no UART0 receive activity.
	SPRA0=1 indicates UART0 receive active.

The program should check status conditions before entering SLEEP, STOP, IDLE, or PMM modes to prevent the loss of intended functions from delayed entry until these events are finished.

In CS8977, the UART0 and UART1 are not implemented, so the SPTA1, SPRA1, SPTA0, and SPRA0 are reserved.

5.2 Addressing Timing and Memory Modes

The clock speed of an MCU with embedded flash memory is usually limited by the access time of on-chip flash memory. While in modern process technology, the CPU can operate much faster and the access time of flash memory is usually around 40 nanoseconds, which becomes a bottleneck for CPU performance. To mitigate this problem, a programmable wait state function is incorporated to allow a faster CPU clock rate to access slower embedded flash memory. The wait state is controlled by WTST register as shown in the following tables.

WTST (0x92) R/W (0x07)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WTST3	WTST2	WTST1	WTST0
WR	-	-	-	-	WTST3	WTST2	WTST1	WTST0

WTST[3-0]

Wait State Control register. WTST holds the information about Program Memory access time.

WTST3	WTST2	WTST1	WTST0	Access Time (SYSCLK)
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16

The default setting of the wait state control register after reset is 0x07 and the software must initialize the setting to change the wait state setting. Using an SYSCLK of 4MHz, the WTST can be set to a minimum because one clock



period is 250ns, which is longer than the typical embedded flash access time. If SYSCLK is above 16MHz, then WTST should be set higher than value 1 to allow enough read access time.

MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0	
RD		MCON[7-0]							
WR		MCON[7-0]							

MCON holds the starting address of XRAM in 2KB steps. For example, if MCON[7-0] = 0x01, the starting address is 0x001000h. MCON is not meaningful in this chip because it only contains on-chip XRAM and MCON should not be modified from 0x00.

In LARGE mode, addressing is compatible with standard 8051 in 16-bit address. FLAT mode extends the program address to 20-bit and expands the stack space to 16-bit data space. The data space is always 16-bit in either LARGE or FLAT mode.

ACON (0x9D) R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0
WR	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0

ACON is addressing mode control register.

IVECSEL	Interrupt Vector Selection
	INTVSEC=1 maps the interrupt vector to B000 space.
	INTVSEC=0 maps to normal 0x0000 space.
DPXREN	DPXR Register Control Bit.
	If DPXREN is 0, "MOVX, @Ri" instruction uses P2 (0xA0) register and XRAM
	Address [15-8]. If DPXREN is 1, DPXR (0xDA) register and XRAM Address [15-8] is
	used.
SA	Extended Stack Address Mode Indicator. This bit is read-only.
	0 – 8051 standard stack mode where stack resides in internal 256-byte memory
	1 – Extended stack mode. The stack pointer is ESP: SP in 16-bit addressing to data
	space.
AM1, AM0	AM1 and AM0 Address Mode Control Bits
	00 – LARGE address mode in 16-bit
	1x – FLAT address mode with 20-bit program address

5.3 MOVX A, @Ri Instructions

DPXR (0xDA) R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPXR[7-0]							
WR		DPXR[7-0]							

DPXR is used to replace P2[7-0] for high byte of XRAM address bit[15-7] for "MOVX, @Ri" instructions only if DPXREN=1.

MXAX (0xEA) MOVX Extended Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		MXAX[7-0]							
WR	MXAX[7-0]								

MXAX is used to provide the top 8-bit address for "MOVX @Ri" instructions only. MXAX does not affect other MOVX instructions.

When accessing XRAM using "MOVX, @DPTR" instruction, the address of XRAM access is formed by DPHi: DPLi depending on which data pointer is selected. Another form of MOVX instruction is "MOVX, @Ri". This instruction provides an efficient programming method to move content within a 256-byte data block. In "@Ri" instruction, the XRAM address [15-7] can be derived from two sources. If ACON.DPXREN = 0, the high order address [15-8] is from P2 (0xA0), if ACON.DPXREN = 1, the high order address is from DPXR (0xDA) register.



The maximum addressing space of XRAM is up to 16MB, and thus it requires a 24-bit address. For "MOVX, @DPTR", the XRAMADDR [23-16] is from either DPX (0x93) or DPX1 (0x95) depending on which data pointer is selected. For "MOVX, @Ri", the XRAMUADDR [23-16] is from MXAX (0xEA) register.

5.4 Dual Data Pointers and MOVX operations

In standard 8051, there is only one data pointer DPH: DPL to perform MOVX. The enhanced CPU provides 2nd data pointer DPH1:DPL1 to speed up the move, or to copy data block. The active DPTR is selected by setting DPS (Data Pointer Select) register. Through the control of DPS, efficient programming can be achieved.

DPS (0x86) Data Pointer Select R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ID1	ID0	TSL	-	-	-	-	SEL
WR	ID1	ID0	TSL	-	-	-	-	SEL

ID[1:0]

Define the operation of Increment Instruction of DPTR, "INC DPTR". Standard 8051 only has increment DPTR instruction. ID[1-0] changes the definitions of "INC DPTR" instruction and allows flexible modifications of DPTR when "INC DPTR" instructions is executed.

ID1	ID0	SEL=0	SEL=1
0	0	INC DPTR	INC DPTR1
0	1	DEC DPTR	INC DPTR1
1	0	INC DPTR	DEC DPTR1
1	1	DEC DPTR	DEC DPTR1

TSL

SEL

Enable toggling selection of DPTR selection. When this bit is set, the selection of DPTR is toggled when DPTR is used in an instruction and executed. DPTR selection bit. Set to select DPTR1, and clear to select DPTR. SEL is also

affected by the state of ID[1:0] and TSL after DPTR is used in an instruction. When read, SEL reflects the current selection of command.

DPL (0x82) Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		DPL[7-0]								
WR		DPL[7-0]								

DPL register holds the low byte of data pointer, DPTR.

DPH (0x83) Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPH[7-0]							
WR				DPH	[7-0]				

DPH register holds the high byte of data pointer, DPTR.

DPL1 (0x84) Extended Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		DPL1[7-0]								
WR				DPL1	I[7-0]					

DPL1 register holds the low byte of extended data pointer 1, DPTR1.

DPH1 (0x85) Extended Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		DPH1[7-0]								
WR				DPH ²	1[7-0]					

DPH1 register holds the high byte of extended data pointer 1, DPTR1.



DPX (0x93) Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPX[7-0]							
WR				DPX	[7-0]				

DPX is used to provide the top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH and DPL. DPX is not affected in LARGE mode and will form a full 24-bit address in FLAT mode, meaning auto increment and decrement when DPTR is changed. DPX value has no effect if on-chip data memory is less than 64KB.

DPX1 (0x95) Extended Data Pointer Top R/W (0x00)

	7 6 5 4 3 2 1							0		
RD		DPX1[7-0]								
WR				DPX'	1[7-0]					

DPX1 is used to provide the top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH1 and DP1L. DPX1 is not affected in LARGE mode and will form a full 24-bit address in Flat mode, meaning auto increment and decrement when DPTR is changed. DPX1 value has no effect if on-chip data memory is less than 64KB.

5.5 Interrupt System

The CPU implements an enhanced Interrupt Control that allows a total of 15 interrupt sources and each with two programmable priority levels. The interrupts are sampled at the rising edge of SYSCLK. If interrupts are present and enabled, the CPU enters the interrupt service routine by vectoring to the highest priority interrupt. Among the 15 interrupt sources, 7 of them are from CPU internal integrated peripherals, 6 of them are from on-chip external peripherals, and 2 of them are used for external pin interrupt expansion. When an interrupt is shared, the interrupt service routine must decide which source is requesting the interrupt by examining the corresponding interrupt flag of the sharing peripherals.

The following table shows the interrupt sources and the corresponding interrupt vectors. The Flag Reset column shows whether the corresponding interrupt flag is cleared by hardware (self-cleared) or software. The software can only clear the interrupt flag but not set the interrupt flag. The Natural Priority column shows the inherent priority if more than one interrupt is assigned to the same priority level. Please note that the interrupts assigned with higher priority levels always get serviced first compared with interrupts assigned with lower priority levels regardless of the natural priority sequence.

Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	Flag Reset	Natural Priority
PINT0	Expanded Pin INT0.x	0x0003/0xX003	Software	1
TF0	Timer 0	0x000B/0xX00B	Hardware	2
PINT1	Expanded Pin INT1.x	0x0013/0xX013	Software	3
TF1	Timer 1	0x001B/0xX01B	Hardware	4
INT_EUART1	EUART1	0x0023/0xX023	Software	5
TF2	Timer 2	0x002B/0xX02B	Software	6
INT_EUART2	EUART2/LIN/LIN_FAULT	0x0033/0xX033	Software	7
I2CM	I ² C Master	0x003B/0xX03B	Software	8
INT2	LVT	0x0043/0xX043	Software	9
INT3	Touch Key/ACMP	0x004B/0xX04B	Software	10
INT4	ADC	0x0053/0xX053	Software	11
WDIF	Watchdog WDT1	0x005B/0xX05B	Software	12
INT6	PWM/TCC/QE/PWM8	0x0063/0xX063	Software	13
INT7	SPI/ I ² C Slave	0x006B/0xX06B	Software	14
INT8	T3/T4/T5/BZ	0x0073/0xX073	Software	15



Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	Flag Reset	Natural Priority
ECC	PECC/DECC/WDT2	0x007B/0xX07B	Software	0
BKP	Break Point	0xX080	Software	0
DBG	I2CS Debug	0xX0C0	Software	0

* Note: When IVECSEL=1, the interrupt vector is relocated to the top available 4KB memory space for boot code usage. Therefore, X value is based on the MCU embedded flash size like X=F, for 64K, X=B for 48K, X=7 for 32K, and X=3 for 16K Flash size. In addition to the 15 peripheral interrupts, there are two highest priority interrupts associated with debugging and breakpoint. DBG interrupt is generated when I²C slave is configured as a debug port and a debug request from the host matches the debug ID. BKP interrupt is generated when a breakpoint match condition occurs. DBG has a higher priority than BKP. The BKP and DBG interrupts are not affected by the global interrupt enable EA bit of IE register (0xA8).

The interrupt-related registers are listed in the following. Each interrupt can be individually enabled or disabled by setting or clearing the corresponding bit in IE, EXIE, and integrated peripherals' control registers. There needs more information to support Break Point and I2CS Debug, please contact us for both applications.

IE (0xA8) Interrupt Enable Register R/W (0x00)

	/ 1	<u> </u>		/					
	7	6	5	4	3	2	1	0	
RD	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN	
WR	EA	ES2	ES2 ET2 ES0 ET1 PINT1EN ET0 PINT0EN						
E	Ą	Glob	Global Interrupt Enable bit.						
E	S2	LIN-0	capable16550)-like EUART2	2 Interrupt En	able bit.			
E	Τ2	Time	er 2 Interrupt I	Enable bit.					
E	S0	EUA	RT 1 Interrup	t Enable bit.					
E	T1	Time	er 1 Interrupt I	Enable bit.					
PI	NT1EN	Pin PINT1.x Interrupt Enable bit.							
E	ТО	Timer 0 Interrupt Enable bit.							
PI	NT0EN	Pin F	PINT0.x Interr	upt Enable bi	t.				

EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
WR	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
EI	NT8	INT8	Interrupt Ena	able bit.				

EINT7	INT7 Interrupt Enable bit.
EINT6	INT6 Enable bit.
EWD1	Watchdog Timer Interrupt Enable bit.
EINT4	INT4 Interrupt Enable bit.
EINT3	INT3 Interrupt Enable bit.
EINT2	INT2 Interrupt Enable bit.
EI2CM	I ² C Master Interrupt Enable bit.

Each interrupt can be individually assigned to either high or low. When the corresponding bit is set to 1, it indicates it is of high priority.

IP (0xB8) Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0
WR	-	PS2 PT2 PS0 PT1 PX1 PT0 PX0						
PS	S2	LIN-capable 16550-like EUART2 Priority bit.						
P	Г2	Time	r 2 Priority bit	t.				
PS	S0	EUA	RT 1 Priority	bit.				
P	Г1	Time	r 1 Priority bit	t.				
P	X1	Pin Interrupt INT1 Priority bit.						
P	ГО	Time	r 0 Priority bit	t.				



PX0

Pin Interrupt INT0 Priority bit.

EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PINT8	PINT7	PINT6	PWDI	PINT4	PINT3	PINT2	PI2CM	
WR	PINT8	PINT7	PINT7 PINT6 PWDI PINT4 PINT3 PINT2 PI20						
PI	INT8	INT8	INT8 Priority bit.						
PI	INT7	INT7 Priority bit.							
PI	INT6	INT6	Priority bit.						
P\	WDI	Wate	hdog Priority	bit.					
PI	INT4	INT4	INT4 Priority bit.						
PI	INT3	INT3 Priority bit.							
PI	INT2	INT2 Priority bit.							
PI	I2CM	I ² C N	laster Priority	v bit.					

EXIF (0x91) Extended Interrupt Flag R/W (0x00)

	7	6	5	4	3	2	1	0
RD	INT8F	INT7F	INT6F	-	INT4F	INT3F	INT2F	I2CMIF
WR	-	-	-	-	-	-	-	I2CMIF

IN	IT8F	INT8	Flag bit				
IN	IT7F	INT7	Flag bit				
IN	IT6F	INT6	Flag bit				
IN	IT4F	INT4	Interrupt Flag	g bit			
IN	IT3F	INT3	Flag bit				
IN	IT2F	INT2	Flag bit				
12	CMIF	I ² C M	laster Interru	pt Flag bit. Th	is bit must be	cleared by so	oftware.

Note: Writing to INT2F to INT8F has no effect.

The interrupt flags of internal peripherals are stored in the corresponding flag registers in the peripheral and EXIF registers. These peripherals include T0, T1, T2, and WDT. Software needs to clear the corresponding flags located in the peripherals (for T0, T1, T2, and WDT). For I2CM, the interrupt flag is located in the EXIF register bit I2CMIF. This needs to be cleared by software.

INT2 to INT8 is used to connect to the external peripherals. INT2F to INT8F is the direct equivalent of the interrupt flag from the corresponding peripherals. These peripherals include Timer 3, Timer 4, Timer 5, Buzzer, SPI, I2CS, PWMx, TCC, QE, ADC, TKC3, etc.

WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected

	7	6	5	4	3	2	1	0
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
W	'EINT8		Set this bit to allow INT8 to trigger the wake-up of CPU from STOP modes.					
W	'EINT7	Set this bit to allow INT7 to trigger the wake-up of CPU from STOP modes.					les.	
W	EINT6	Set this bit to allow INT6 to trigger the wake-up of CPU from STOP modes.					les.	
W	'EINT4	Set t	his bit to allow	v INT4 to trigg	ger the wake-u	up of CPU fro	m STOP mod	les.
W	EINT3	Set this bit to allow INT3 to trigger the wake-up of CPU from STOP modes.					les.	
W	EINT2	Set this bit to allow INT2 to trigger the wake-up of CPU from STOP modes.						les.
W	EPINT1	Set this bit to allow INT1 to trigger the wake-up of CPU from STOP modes.						les.
W	EPINT0	Set this bit to allow INT to trigger the wake-up of CPU from STOP modes.						les.

WKMASK register defines the wakeup control of the interrupt signals from the STOP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. The wake-up control is wired separately from the interrupt logic, and therefore, after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP mode. Extra attention should be exerted on the modes of exit and re-entry to ensure proper operation.



All clocks are stopped in STOP/SLEEP mode. Hence, the peripherals that require a clock such as Timer 3, Timer 4, Buzzer, SPI, PWMx, EUART1, ADC, and LVD cannot perform a wake-up function. Only external pins and peripherals that do not require a clock or use SOSC32KHz clock, can be used for wakeup purposes. Such peripherals are like I2CS2, LIN, WDT2, Timer 5, and TKC3.

PINT0 and PINT1 are used for external GPIO pin Interrupts. All GPIO pins can be enabled to generate the PINT0 or PINT1 depending on its MFCFG register setting. Each GPIO pin also contains the rising/falling edge detections and either one or both edges can be used for interrupt triggering. The same signaling can be used for generating wake-up.

TCON (0x88) R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TF1	TR1	TF0	TR0	PINT1F	-	PINT0F	-
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-
TI	F1	Timer 1 Interrupt Flag bit. TF1 is cleared by hardware when entering the interrup routine.						
TI	R1	Timer 1 Run Control bit. Set to enable Timer 1.						
TI	FO	Time routii	•	Flag. TF0 is cl	eared by hard	dware when e	ntering the in	terrupt
TI	R0	Timer 0 Run Control bit. Set to enable Timer 0.						
PI	INT1F	Pin INT1 Interrupt Flag bit. PINT1F is cleared by hardware when entering the interrupt routine.						
PI	INTOF	Pin INTO Interrupt Flag bit. PINTOF is cleared by hardware when entering the interrupt routine.						

5.6 Register Access Control

One important aspect of the embedded MCU is its reliable operations in a harsh environment. Many system failures result from the accidental loss of data or changes of critical registers that may lead to catastrophic effects. The CPU provides several protection mechanisms, which are described in this section.

TA (0xC7) Time Access Control Register A R/W (xxxxxx0)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TASTAT
WR		TA Register						

TA access control emulates a ticket that must be purchased before modifying a critical register. To modify or write into a TA protected register, TA must be accessed in a predefined sequence to obtain the ticket. The ticket is used when an intended modification operation is done to the TA protected register. To obtain the next access a new ticket must be obtained again by performing the same predefined sequence on TA. TA does not limit the read access of the TA protect registers. The TA protected register includes RWT bit of WDCON (0xD8), MCON (0xC6), and ACON (0x9D) registers. The following predefined sequence is required to modify the content of MCON.

MOV TA, #0xAA;

MOV TA, #0x55;

MOV MCON, #0x01;

Once the access is granted, there is no time limitation of the access. The access is voided if any operation is performed in TA address. When read, TASTAT indicates whether TA is locked or not (1 indicates "unlock" and 0 indicates "lock").

TB (0xC9) Time Access Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TBSTAT
WR		TB Register						

TB access control functions are like TA control, except the ticket is for multiple uses with a time limit. Once access is granted, the access is open for 256 clock periods and then expires. The software can also read TB address to obtain the current TB status. The TB protected registers are marked on the register names and descriptions. To modify registers with TB protection, the following procedure must be performed.



MOV TB, #0xAA

MOV TB, #0x55

This action creates a timed window of 256 SYSCLK periods to allow write access to these TB protected registers. If any above-mentioned sequences are repeated before the 128 cycles expire, a new 128-cycle is extended. The current 256 cycles can be terminated immediately by writing #0x00 to TB registers, such as

MOV TB, #0x00

It is recommended to terminate the TB access window once the user program finishes the modifications of TB protected registers.

Because TA and TB are critical reassurance of the reliable operation of the MCU that prevents accidental hazardous uncontrollable modifications of critical registers, the operation of these two registers should bear extreme cautions. It is strongly advised that these two registers should be turned on only when needed. Both registers use a synchronous CPU clock, and therefore it is imperative that any running tasks of TA and TB should be terminated before entering IDLE mode or STOP mode. Both modes turn off the CPU clock and, if TA and TB are enabled, they stay enabled until the CPU clock resumes, and thus may create vulnerabilities for critical registers.

Another reliability concern of embedded Flash MCU is that the important content in the Flash can be accidentally erased. This concern is addressed by the content protection in the Flash controller.

5.7 Clock Control and Power Management Modes

This section describes the clock control and power-saving modes of the CPU and its integrated peripherals. The settings are controlled by PCON (0x87) and PMR (0xC4) registers. The register description is defined as follows.

	7	6	5	4	3	2	1	0	
RD	SMOD0	-	-	-	-	-	-	-	
WR	SMOD0	-	-	-	-	SLEEP	STOP	IDLE	
	MOD0 LEEP	UART 0 Baud Rate Control. This is used to select double baud rate in mode 1, 2 or 3 for UART 0 using Timer 1 overflow. This definition is the same as standard 8051. SMOD0 is reserved because UART 0 is not supported in this chip. Sleep Mode Control Bit. When this bit and the Stop bit are set to 1, the clock of the CPU and all peripherals is disabled and enters SLEEP mode. The SLEEP mode exits when non-clocked interrupts or resets occur. Upon exiting SLEEP mode, Sleep bit and Stop bit in PCON is automatically cleared. In terms of power consumption, the following relationship applies: IDLE mode > STOP mode > SLEEP mode. SLEEP mode is the same as STOP mode, except it also turns off the band gap and the regulator. It uses a very low power backup regulator (< 5uA). When waking up from SLEEP mode, it takes a longer time (< 64 IOSC clock cycles, compared with STOP mode) because the regulator requires more time to stabilize.							
S	TOP	enter termi	s STOP mod	le if the Sleep	ck of the CPU bit is in the re rupts or reset ared.	eset state. The	e STOP mode	e can only be	
IC	DLE	Idle Bit. If the IDLE bit is set, the system goes into IDLE mode. In Idle mode, CPU clock becomes inactive and the CPU and its integrated peripherals such as WDT1, and T0/T1/T2 are paused. But the clocks of CPU and external peripherals like T3/T4/T5, PWMx, ADC, EUART1, LIN-capable16550-like EUART2, SPI, I ² C slave, WDT2, WDT3, and the others are still active. This allows the interrupts generated by these peripherals and external interrupts to wake up the CPU. The exit mechanism of IDLE mode is the same as STOP mode. Idle bit is automatically cleared at the exi of the IDLE mode.							

PCON (0x87) R/W (0x00)

PMR (0xC4) R/W (010xxxxx)

	7	6	5	4	3	2	1	0
RD	CD1=0	CD0	SWB	-	-	-	-	-
WR	-	CD0	SWB	-	-	-	-	-
CI		Clock Divider Control. These two hits control the entry of PMM mode. When C						/hen CD0=1

CD1, CD0 Clock Divider Control. These two bits control the entry of PMM mode. When CD0=1, and CD1=0, full-speed operation is in effect. When CD0=1, and CD1=1, the CPU



enters PMM mode where the CPU and its integrated peripherals operate at a clock rate divided by 257. Note that in PMM mode, all integrated peripherals such as UARTO, LIN-capable 16550-like EUART2, WDT, and T0/T1/T2 run at this reduced rate, and thus may not function properly. All external peripherals to the CPU still operate at full speed in PMM mode.

NOTE:CD1 is internally hardwired to 0. This bit is not supported in PMM mode.SWBSwitch Back Control bit. Setting this bit allows the actions to occur in integrated
peripherals to automatically switch back to the normal operation mode.

NOTE: This function is not supported in PMM mode.

CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected

	7	6	5	4	3	2	1	0
RD	IOSCDIV[3-0]				-	-	CLKSEL[1]	CLKSEL[0]
WR	IOSCDIV[3-0]				REGRDY[1]	REGRDY[0]	CLKSEL[1]	CLKSEL[0]

IOSCDIV[3-0] IOSC Pre-Divider. Default is IOSC/32.

IOSCDIV[3-0]	SYSCLK
0	IOSC
1	IOSC/2
2	IOSC/4
3	IOSC/6
4	IOSC/8
5	IOSC/10
6	IOSC/12
7	IOSC/14
8	IOSC/16
9	IOSC/32
10	IOSC/64
11	IOSC/128
12	IOSC/256
13	IOSC/256
14	IOSC/256
15	IOSC/256

REGRDY[1-0]

Wake up delay time for main regulator stable time from reset or from sleep mode wakeup. Default is the longest delay at 256 SOSC32KHz.

REGRDY[1]	REGRDY[0]	Delay time
0	0	8 SOSC32KHz cycle
0	1	16 SOSC32KHz cycle
1	0	64 SOSC32KHz cycle
1	1	256 SOSC32KHz cycle

CLKSEL[1-0]

Clock Source Selection

These two bits define the clock source of the system clock SYSCLK. The selections are shown in the following table. The default setting after reset is IOSC.

CLKSEL[1]	CLKSEL[0]	SYSCLK
0	0	IOSC (through divider)
0	1	SOSC32KHz
1	0	IOSC (through divider)



CLKSEL[1]	CLKSEL[0]	SYSCLK
1	1	XCLKIN

WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0	
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0	
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0	
W	'EINT8	Set t	his bit to allov	v INT8 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.	
W	'EINT7	Set this bit to allow INT7 to trigger the wake-up of CPU from STOP modes.							
W	EINT6	Set this bit to allow INT6 to trigger the wake-up of CPU from STOP modes.							
W	'EINT4	Set t	Set this bit to allow INT4 to trigger the wake-up of CPU from STOP modes.						
W	'EINT3	Set t	his bit to allov	v INT3 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.	
WEINT2		Set t	Set this bit to allow INT2 to trigger the wake-up of CPU from STOP modes.						
WEPINT1		Set t	Set this bit to allow INT1 to trigger the wake-up of CPU from STOP modes.						
W	'EPINT0	Set t	his bit to allov	v INT0 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.	

WKMASK register defines the wake-up control of the interrupt signals from the STOP/SLEEP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. The wake-up control is wired separately from the interrupt logic, and therefore after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP/SLEEP mode. Extra attention should be taken to designing the exit and re-entry of modes to ensure proper operation.

All clocks are stopped in STOP or SLEEP modes, and therefore peripherals such as I²C slave, UARTx, ADC, LVD, and T3/T4, require clocks that cannot perform a wake-up function. Only external pins and peripherals that do not require a clock can be used for wake-up purposes. Such peripherals are TKC3, LIN Wakeup and Timer5 with SOSC32KHz.

5.7.1 IDLE Mode

IDLE mode provides power saving by stopping SYSCLK to CPU and its integrated peripherals while other peripherals are still in operation with SYSCLK. Hence other peripherals still function normally and can generate interrupts that wake up the CPU from IDLE mode. The IDLE mode is enabled by setting IDLE bit to 1.

When the CPU is in idle mode, there is no processing. All integrated internal peripherals such as T0/T1/T2, and I²C Master are inaccessible during idle mode. The IDLE mode can be exited by hardware reset or by external interrupts as well as the interrupts from external peripherals that are OR-ed with the external interrupts. The triggering external interrupts need to be enabled properly. Upon exiting from IDLE mode, the CPU resumes operation as the clock is being turned on. CPU immediately vectors to the interrupt service routine of the corresponding interrupt sources that wake up the CPU. When the interrupt service routine completes, RETI returns to the program and immediately follows the one that invokes the IDLE mode. Upon returning from IDLE mode to normal mode, idle bit in PCON is automatically cleared.

5.7.2 STOP Mode

STOP mode provides further power reduction by stopping SYSCLK to all circuits. In STOP mode, IOSC oscillator is disabled. STOP mode is entered by setting STOP = 1. To achieve minimum power consumption, it is essential to turn off all peripherals with DC current consumption. It is also important that the software switches to the IOSC clock and disables all other clock generators before entering STOP mode. It is critical to ensure a smooth transition when resuming back to its normal operations. Upon entering STOP mode, the system uses the last edge of IOSC clock to shut down the IOSC clock generator.

Valid interrupt/wakeup event or reset will result in the exit of STOP mode. Upon exit, STOP bit is cleared by hardware and IOSC is resumed. The triggering interrupt source must be enabled and its Wake-up bit is set in the WKMASK register. As CPU resumes, the normal operation applies the previous clock settings. When an interrupt occurs, the CPU vectors to the interrupting service routine of the corresponding interrupt source. When the interrupt service routine completes, RETI returns to the program to execute the instruction that invokes the STOP mode.

The on-chip 1.5V regulator for core circuits is still enabled along with its reference voltage. As the result, the power consumption due to the regulator and its reference circuit is still around 500uA. The advantage of STOP mode is its immediate resumption of the CPU.



5.7.3 SLEEP Mode

SLEEP mode achieves very low standby consumption by putting the on-chip 1.5V regulator in the disabled state. An ultra-low-power backup regulator (typical 1.42V) supplies the internal core circuit and maintains the logic state and SRAM data. The total current drain in SLEEP mode is less than 1.5uA. Only the backup regulator and the SOSC32KHz circuit are still in operation in SLEEP mode.

The exit of SLEEP mode is the same interrupt/wakeup event as in STOP mode, and, in addition, the on-chip regulator is enabled. SYSCLK is resumed after a delay set by REGRDY (clocked by SOSC32KHz). REGRDY delay is necessary to ensure the stable operation of the regulator. The larger the decoupling capacitance, the longer delay should be set.

5.7.4 Clock Control

The clock selection is defined by CKSEL register (0x8F). There are three selections from divided IOSC, SOSC32KHz, and XCLKIN. The default selection is divided IOSC. The typical power consumption of CPU is 0.3mA/MHZ.

5.8 Watchdog Timer

The Watchdog Timer is a 30-bit timer that can be used by a system supervisor or as an event timer. The Watchdog timer can be used to generate an interrupt or to issue a system reset depending on the control settings. This section describes the register related to the operation of Watchdog Timer and its functions. The following diagram shows the structure of the Watchdog Timer. WDT shares the same clock with the CPU, and thus WDT is disabled in IDLE mode or STOP mode. However, it runs at a reduced rate in PMM mode.




Figure 5-1 Watchdog Timer block diagram

WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WDIF	WTRF	EWT	-
WR	-	-	-	-	WDIF	WTRF	EWT	RWT
W	WDIF WDT Interrupt Flag bit. This bit is set when the session expires regardless of a WDT1 interrupt is enabled or not. WDT1 interrupt enable control is located in EXIE (0xE8).4 EWDI bit. It must be cleared by software. WTRF WDT1 Reset Flag bit. WDRF is cleared by hardware reset including RSTN, POR, etc. WTRF is set to 1 after a WDT1 reset occurs. It can be cleared by software. WTRF can be used by software to determine if a WDT1 reset has occurred.							
	EWTWatchdog Timer Reset Enable bit. Set this bit to enable the watchdog reset function The default WDT1 reset is enabled and the WDT1 timeout is set to maximum.RWTReset the Watchdog timer. Writing 1 to RWT resets the WDT1 timer. RWT bit is not a register and does not hold any value. The clearing action of the Watchdog timer is protected by TA access. In another word, to clear Watchdog timer, TA must be unlocked and then write RWT bit to 1. If TA is still locked, the program can write 1 into RWT bit, but it does not reset the Watchdog timer.							





CKCON (0x8E) Clock Control and WDT1 R/W (0xC7)

	7	6	5	4	3	2	1	0
RD	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-
WR	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-
T2CKDCTLTimer 2 Clock Source Division Factor Control Flag. Setting this bit to 1 sets the Timer 2 division factor to 4, and the Timer 2 clock frequency equals CPU clock frequency divided by 4. Setting this bit to 0 (the default power-on value) sets the Timer 2 division factor to 12, the Timer 2 clock frequency equals CPU clock frequency divided by 12.T1CKDCTLTimer 1 Clock Source Division Factor Control Flag. Setting this bit 1 sets the Timer division factor to 4, and the Timer 1 clock frequency equals CPU clock frequency divided by 4. Setting this bit to 0 (the default power-on value) sets the Timer 1 division factor to 12, and the Timer 1 clock frequency equals CPU clock frequency divided by 12.T0CKDCTLTimer 0 Clock Source Division Factor Control Flag. Setting this bit1 sets the Timer 1 division factor to 12, and the Timer 1 clock frequency equals CPU clock frequency divided by 12.T0CKDCTLTimer 0 Clock Source Division Factor Control Flag. Setting this bit1 sets the Timer 0 divided by 4. Setting this bit to 0 (the default power-on value) sets the Timer 0 divided by 12.T0CKDCTLTimer 0 Clock Source Division Factor Control Flag. Setting this bit1 sets the Timer 0 divided by 12.T0CKDCTLTimer 0 Clock Source Division Factor Control Flag. Setting this bit1 sets the Timer 0 divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divisi factor equals 12, and the Timer 0 clock frequency equals CPU clock frequency division factor equals 12, and the Timer								U clock sets the lock s the Timer frequency imer 1 frequency s the Timer 0 frequency
		divid	ed by 12.		0 clock frequ	ency equals (CPU clock fre	quency
v	VD[2-0]	divid This	ed by 12. register contr	ols the timeo		ency equals (DT1 as the fol	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contr	ols the timeo following tab	0 clock frequ ut value of WI le and the def	ency equals (DT1 as the fol	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value N	ed by 12. register contr e is shown as	rols the timeo following tab 1 WD0	0 clock frequ ut value of WI le and the def	ency equals (OT1 as the fol ault is set to r	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value M	ed by 12. register contr e is shown as /D2 WD	rols the timeo following tab 01 WD0 0	0 clock frequ ut value of WI le and the def	ency equals (DT1 as the fol ault is set to r neout Value	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contr e is shown as /D2 WD 0 0	rols the timeo following tab 01 WD0 0	0 clock frequ ut value of WI le and the def	ency equals (DT1 as the fol ault is set to r neout Value 131072	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contr is shown as /D2 WD 0 0 0 0	rols the timeo following tab 01 WD0 0 1	0 clock frequ ut value of WI le and the def Tir	ency equals (DT1 as the fol ault is set to r neout Value 131072 1048576	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contriguists is shown as /D2 WD 0 0 0 0 0 0 0 0 0 0 0 1	rols the timeo following tab 01 WD0 0 1 0 1 0 1	0 clock frequ ut value of WI le and the def Tir	ency equals (DT1 as the fol <u>ault is set to r</u> neout Value 131072 1048576 8388608	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contriguination is shown as /D2 WD 0 0 0 0 0 1 0 1	rols the timeo following tab 01 WD0 0 1 0 1 0 1 0 1 0	0 clock frequ ut value of WI le and the def Tir	ency equals (DT1 as the fol ault is set to r neout Value 131072 1048576 8388608 67108864	CPU clock fre lowing table.	quency
V	VD[2-0]	divid This value	ed by 12. register contr e is shown as /D2 WD 0 0 0 0 0 1 0 1 1 0	rols the timeo following tab 01 WD0 0 1 0 1 0 1 0 1 0	0 clock frequ ut value of WI le and the def Tir	ency equals (DT1 as the fol ault is set to r neout Value 131072 1048576 8388608 67108864 134217728	CPU clock fre lowing table.	quency

A second 16-bit Watchdog Timer (WDT2) clocked by the independent nonstop SOSC32KHz is included. WDT2 can be used to generate interrupt/wakeup timing from STOP/SLEEP mode, or generate software reset.

WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	-	WDT2REN	WDT2RF	WDT2IEN	V	VDT2CS[2-0]		WDT2IF
WR	WDT2CLR	WDT2REN	WDT2RF	WDT2IEN	V	WDT2CS[2-0]		
WDT2CLR WDT2REN WDT2CLR clears the WDT2 count to 0. It is set WDT2REN WDT2 Reset Enable WDT2RF WDT2 Reset Flag WDT2IEN WDT2 Reset to "1" after a WDT2 reset occurs. This must WDT2IEN WDT2 Interrupt Enable WDT2IEN WDT2 Interrupt. WDT2CS[2-0] WDT2 Clock Scaling							ıt.	
		W	DT2CS[2-0]	ClockSO	SC32KHzDivi	der WDT	2 Period	
			000		2^8	8	msec	
			001		2^9	16	Smsec	
			010		2^10	32	2msec	
			011		2^11	64	4msec	



WDT2CS[2-0]	ClockSOSC32KHzDivider	WDT2 Period
100	2^12	128msec
101	2^13	256msec
110	2^14	512msec
111	2^15	1024msec

WDT2IF

WDT2 Interrupt Flag

WDT2IF is set to "1" after a WDT2 interrupt. This must be cleared by writing "0".

Please note that the longest effective time WDT2 can be set is approximately 18 hours.

WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected

	7	6	5	4	3	2	1	0			
RD		WDT2CNT[7-0]									
WR		WDT2[7-0]									

WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected

	7	6	5	4	3	2	1	0		
RD	WDT2CNT[15-8]									
WR	WDT2[15-8]									

WDT2L and WDT2H hold the timeout value for watchdog timer 2. When the counter reaches WDT2 timeout value, an interrupt or reset is generated. Reading this register returns the current count value.

A third Watchdog Timer (WDT3) is also included for further enhancement of fault recovery. WDT3 cannot be disabled in normal mode. It can be disabled only in SLEEP mode if SLEEPDIS[2-0] = 3'b101. WDT3 is clocked 4 times slower than WDT2, and is also set by WDT2CS[2-0].

WDT2CS[2-0]	Clock SOSC32KHz Divider	WDT3 Period
000	2^12	32 msec
001	2^13	64 msec
010	2^14	128 msec
011	2^15	256 msec
100	2^16	512 msec
101	2^17	1024 msec
110	2^18	2048 msec
111	2^19	4096 msec

Therefore, the longest time of WDT3 is about 72 hours (4 seconds times 2^16).

WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected

The foot (ox ADD) Matchatege finite of configure Registers first (ox Di) indicated											
	7	6	5	4	3	2	1	0			
RD	-	S	LEEPDIS[2-()]		-					
WR	WDT3CLR	S	LEEPDIS[2-()]		-		WDT3RF			
WDT3CLR WDT3 Counter Clear WDT3CLR clears the WDT3 count to 0. It is self-cleared by hardware. SLEEPDIS[2-0] Stop WDT3 increment in STOP/SLEEP mode WDT3RF WDT3 Reset Flag											
WDT3RF is set to "1" after a WDT3 reset occurs. This must be cleared by writing "								by writing "0".			

LUMISSIL

WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected

	7	6	5	4	3	2	1	0		
RD		WDT3CNT[7-0]								
WR		WDT3[7-0]								

WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD		WDT3CNT[15-8]							
WR		WDT3[15-8]							

WDT3L and WDT3H hold the timeout value for watchdog timer 3. When the counter reaches the WDT3 timeout value, a reset is generated. Reading this register returns the current count value.

5.9 System Timers – T0 and T1

The CPU contains three 16-bit timers/counters, Timer 0, Timer 1, and Timer 2. In timer mode, Timer 0, and Timer 1 registers are incremented every 12 SYSCLK periods when the appropriate timer is enabled. In the timer mode, Timer 2 registers are incremented every 12 or 2 SYSCLK periods (depending on the operating mode). In the counter mode, the timer registers are incremented every falling edge on their corresponding inputs: T0, T1, and T2. These inputs are read every SYSCLK period.

Timer 0 and Timer 1 are fully compatible with the standard 8051. Timer 0 and 1 are controlled by TCON (0x88) and TMOD (0x89) registers while each timer consists of two 8-bit registers TH0 (0x8C), TL0 (0x8A), TH1 (0x8D), TL1 (0x8B).

TCON (0x88) R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TF1	TR1	TF0	TR0	PINT1F	-	PINT0F	-		
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-		
	F1	Timer 1 Interrupt Flag bit. TF1 is cleared by hardware when entering the introduction routine.						e interrupt		
Т	R1	Timer 1 Run Control bit. Set to enable Timer 1.								
T	F0	Timer 0 Interrupt Flag. TF0 is cleared by hardware when entering the inter routine.					terrupt			
T	R0	Time	r 0 Run Cont	rol bit. Set to	enable Timer	0.				
PINT1F		Pin INT1 Interrupt Flag bit. PINT1F is cleared by hardware when entering the interrupt routine.								
Р	INTOF		NT0 Interrupt rupt routine.	Flag bit. PIN	T0F is cleared	l by hardware	when enterin	ig the		

TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	GATE1	CT1	T1M1	T1M0	GATE0	CT0	T0M1	T0M0	
WR	GATE1	CT1	T1M1	T1M0	GATE0	CT0	T0M1	T0M0	
G	ATE1	Timer 1 Gate Control bit. Set to enable external T1 to function as gating control o the counter.						control of	
CT1		Counter or Timer Mode Select bit. Set CT1 to access external T1 as the clock source. Clear CT1 to use internal clock.							
Τ́	1M1	Timer 1 Mode Select bit							
Τ́	1M0	Timer 1 Mode Select bit							
GATE0 Timer 0 Gate Control bit. Set to enable external T0 to func the counter.					nal T0 to func	tion as gating	control of		
CT0		Counter or Timer Mode Select bit. Set CT0 to use external T0 as the clock source. Clear CT0 to use internal clock.							
T0M1 Timer 0 Mode Select bit									
T	0MC	Time	r 0 Mode Sel	ect bit					



M1	MO	Mode	Mode Descriptions
0	0	0	TL serves as a 5-bit pre-scaler and TH functions as an 8- bit counter/timer. They form a 13-bit operation.
0	1	1	TH and TL are cascaded to form a 16-bit counter/timer.
1	0	2	TL functions as an 8-bit counter/timer and auto-reloads from TH.
1	1	3	TL functions as an 8-bit counter/timer. TH functions as an 8-bit timer, which is controlled by GATE1. Only Timer 0 can be configured in Mode 3. When this happens, Timer 1 can only be used where its interrupt is not required.

5.9.1 Mode 0

In this mode, TL serves as a 5-bit pre-scaler and TH functions as an 8-bit counter/timer, and both work together as a 13-bit counter/timer. The Mode 0 operation is shown in the following diagram.






Figure 5-2 Timer/Counter Mode 0: 13-bit counter

5.9.2 Mode 1

Mode 1 operates the same way as Mode 0 does, except TL is configured as 8-bit, and thus forms a 16-bit counter/timer. This is shown as the following diagram.





5.9.3 Mode 2

Mode 2 configures the timer as an 8-bit re-loadable counter. The counter is TL while TH stores the reload data. The reload occurs when TL overflows. The operation is shown in the following diagram.






Figure 5-4 Timer/Counter Mode 2: 8-bit re-load

5.9.4 Mode 3

Mode 3 is a special mode for Timer 0 only. In this mode, Timer 0 is configured as two separate 8-bit counters. TL0 uses the control and interrupt flags of Timer 0, whereas TH0 uses the control and interrupt flag of Timer 1. Since Timer 1's control and flag are occupied, Timer 2 can only be used for counting purposes such as Baud rate generation while Timer 0 is in Mode 3. The operation flow of Mode 3 is shown in the following diagram.




Figure 5-5 Timer/Counter Mode 3: Two 8-bit counters

TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TL0[7-0]								
WR		TL0[7-0]							

TH0 (0x8C) Timer 0 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TH0[7-0]									
WR		TH0[7-0]								

TL1 (0x8B) Timer 1 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TL1[7-0]								
WR		TL1[7-0]							



TH1 (0x8D) Timer 1 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		TH1[7-0]									
WR				TH1	[7-0]						

5.10 System Timer – T2

Timer 2 is fully compatible with the standard 8052 timer 2. Timer 2 can be used as the re-loadable counter, capture timer, or baud rate generator. Timer 2 uses five SFR as counter registers, capture registers, and a control register.

	7	6	5	4	3	2	1	0	
RD	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2	
WR	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2	
TF2Timer 2 Interrupt Flag bit TF2 must be cleared by software. TF2 is not set when RCLK or TCLK is set (the means Timer 2 is used as a UART0 Baud rate generator).EXF2T2EX Falling Edge Flag bit This bit is set when T2EX has a falling edge when EXEN2=1. EXF2 must be c by software.RCLKReceive Clock Enable bit 1							·		
1 – UART0 receiver is clocked by Timer 2 overflow pulses.0 – UART0 receiver is clocked by Timer 1 overflow pulses.TCLKTransmit Clock Enable bit1 – UART0 transmitter is clocked by Timer 2 overflow pulses.									
E	XEN2	T2EX 1 – A	<pre>K Function Er</pre>	able bit or reload as	ed by Timer 1 T2EX falling e				
TI	R2	Start 1 – S	Start/Stop Timer 2 Control bit 1 – Start 0 – Stop						
CT2 Timer 2 Timer/Counter Mode Select bit 1 – External event counter uses T2 pin as the clock source. 0 – Internal clock timer mode							9.		
CPRL2 Capture/Reload Select bit 1 – Use T2EX pin falling edge for capture. 0 – Automatic reload on Timer 2 overflow or falling edge of T2EX (when EX If RCLK or TCLK is set (Timer 2 is used as a baud rate generator), this bit is and an automatic reload is forced on Timer 2 overflows.									

T2CON (0xC8) Timer 2 Control and Configuration Register R/W (0x00)

Note: UART0 is not implemented in CS8977.

Timer 2 can be configured in three modes of operations –Auto-reload Counter, Capture Timer, and Baud Rate Generator. These modes are defined by RCLK, TCLK, CPRL2 and TR2 bits of T2CON registers. The definition is illustrated in the following table:

RCLK or TCLK	CPRL2	TR2	Mode Descriptions
0	0	1	16-bit Auto-reload Counter mode. Timer 2 overflow sets the TF2 interrupt flag and TH2/TL2 is reloaded with RLDH/RLHL register.
0	1	1	16-bit Capture Timer mode. Timer 2's overflow sets TF2 interrupt flag. When EXEN2=1, TH2/TL2 content is captured into RLDH/RLDL when T2EX falling edge occurs.
1	Х	1	Baud Rate Generator mode. Timer 2's overflow is used for configuring UART0.
Х	Х	0	Timer 2 is stopped.



The block diagram of the Timer 2 operating in Auto-reload Counter and Capture Timer modes are shown in the following diagram:

External T2 and External T2EX are tied together in this device.




Figure 5-6 Timer 2 block diagram of Auto-reload and Capture

The block diagram of the Timer 2 operating in Baud Rate Generator is shown in the following diagram:




Figure 5-7 Timer 2 block diagram of Baud Rate Generator

TL2 (0xCC) Timer 2 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		TL2[7-0]									
WR				TL2	[7-0]						

TH2 (0xCD) Timer 2 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TH2[7-0]								
WR				1 1 1 2	[7-0]				

RLDL (0xCA) Timer 2 reload Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		RLDL[7-0]									
WR				RLDI	_[7-0]						



RLDH (0xCB) Timer 2 reload High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	RLDH[7-0]									
WR				RLDH	H[7-0]					

5.11 System Timer – T3 and T4

Both Timer 3 and Timer 4 are simple 16-Bit reload timers or free-run counters and are clocked by the system clock. The block diagram is shown below.




Figure 5-8 Timer 3 and Timer 4 block diagram

T34CON (0xCF) Timer 3 and Timer 4 Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN		
WR	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN		
TI	F4	Timer 4 Overflow Interrupt Flag bit								
TF4 is set by hardware when an overflow software.						ndition occurs	. TF4 must be	e cleared by		
TI	M4	Timer 4 Mode Control bit. TM4=1 sets timer 4 as auto-reload, and TM4=0 se 4 as free-run.								
TI	R4	Timer 4 Run Control bit. Set to enable Timer 4, and clear to stop Timer 4.						4.		
T4	4IEN		er 4 Interrupt E		a conflored into re	unt				
			T4IEN=0 disables the Timer 4 overflow interrupt. T4IEN=1 enables the Timer 4 overflow interrupt.							
TI	F3	Timer 3 Overflow Interrupt Flag bit								
		TF3 softv	•	ware when a	n overflow coi	ndition occurs	. TF3 must be	e cleared by		
TI	M3		r 3 Mode Cor free-run.	ntrol bit. TM3=	=1 sets timer 3	3 as auto-relo	ad, and TM3=	=0 sets timer		
TR3 Timer 3 Run Control bit. Set to enable Timer 3, and clear to							o stop Timer	3.		
T:	3IEN	Timer 3 Interrupt Enable bit.								
		T3IEN=0 disables the Timer 3 overflow interrupt								
		T3IEN=1 enables the Timer 3 overflow interrupt								

TL3 (0xAE) Timer 3 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T3[7-0]									
WR				Т3[7-0]						

TH3 (0xAF) Timer 3 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	T3[15-8]									
WR				T3[1	5-8]					



TL4 (0xAC) Timer 4 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T4[7-0]									
WR				T4[7-0]						

TH4 (0xAD) Timer 4 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	T4[15-8]									
WR				T4[1	5-8]					

T3[15-0] and T4[15-0] function differently when both are read or written. When written in auto-reload mode, its reload value is written. In free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

5.12 System Timer – T5

T5 is a 24-Bit simple timer. It can select four different clock sources and can be used for extended sleep mode wake-up. The clock sources include IOSC, XOSC, RTC, and SOSC32KHz. T5 can be configured either as a free-run mode or auto-reload mode. Timer 5 does not depend on the SYSCLK, and therefore it continues to count under STOP or SLEEP mode if the clock source is present. The following diagram shows the block diagram of Timer 5.




Figure 5-9 Timer 5 block diagram

T5CON (0xA068) Timer 5 Control and Status Register (0x00)

	(8/// 10 00) 111								
	7	6	5	4	3	2	1	0	
RD	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN	
WR	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN	
	F5 5SEL[1-0]	TF5 softv Time T5SI T5SI T5SI	is set by hard vare. or 5 Clock Sel EL[1-0] = 00, EL[1-0] = 01, EL[1-0] = 10,	ection bits IOSC	verflow condit	ion occurs. T	F5 must be cl	eared by	
TI	M5		Timer 5 Mode Control bit. TM5=1 sets timer 5 as auto reload, and TM5=0 sets time 5 as free-run.						
TI	R5	Time	er 5 Run Cont	rol bit. Set to	enable Timer	5, and clear t	o stop Timer	5.	
Τ	5IEN	T5IE	Timer 5 Interrupt Enable bit T5IEN=0 disables the Timer 5 overflow interrupt. T5IEN=1 enables the Timer 5 overflow interrupt.						



TL5 (0xA069) Timer5 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		T5[7-0]						
WR	T5[7-0]							

TH5 (0xA06A) Timer5 Medium Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	T5[15-8]							
WR	T5[15-8]]							

TT5 (0xA06B) Timer5 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		T5[23-16]						
WR	T5[23-16]							

T5[23-0] functions differently when being read or written. When written in auto-reload mode, its reload value is written, and in free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

5.13 Multiplication and Division Unit (MDU)

MDU provides acceleration on unsigned integer operations of 16-bit multiplications, 32-bit division, and shifting and normalizing operations. The following table shows the execution characteristics of these operations. The MDU does not contain the operation completion status flag. Therefore, the most efficient utilization of MDU uses NOP delay for the required clock time of the MDU operation types. The number of the clock cycles required for each operation is shown in the following table and it is counted from the last write of the writing sequence.

Operations	Result	Reminder	# of Clock Cycle
32-bit division by 16-bit	32-bit	16-bit	17
16-bit division by 16-bit	16-bit	16-bit	9
16-bit multiplication by 16-bit	32-bit	-	10
32-bit normalization	-	-	3 – 20
32-bit shift left/right	-	-	3 – 18

The MDU is accessed through MD0 to MD5 which contains the operands and the results, and the operation is controlled by ARCON register.

ARCON (0xFF) MDU Control R/W (0x00)

	7	6	5	4	3	2	1	0
RD	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0
WR	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0
	DEF DOV	MDU Error Flag bit. Set by hardware to indicate MDx being written be previous operation completes. MDEF is automatically cleared after re MDU Overflow Flag bit. MDOV is set by hardware if the dividend is ze of the multiplication is greater than 0x0000FFFFh						ing ARCON.
SI	_R	Shift	•	-			right and SLR	=0 indicates
S	C4-0	opera conta with	ation is perfor ains the numb a non-zero va	med by MDU	. When the no erformed durin shift operation	ormalization is	00000, the nc s completed, s ization. If SC4 d by MDU with	SC4-0 4-0 is written



MD0 (0xF9) MDU Data Register 0 R/W (0x00) 7 6 5 4 3 2 1 0 RD MD0[7-0] WR MD0[7-0] MD1 (0xFA) MDU Data Register 1 R/W (0x00) 4 3 2 7 6 5 1 0 RD MD1[7-0] WR MD1[7-0] MD2 (0xFB) MDU Data Register 2 R/W (0x00) 6 5 4 3 2 1 0 7 RD MD2[7-0] WR MD2[7-0] MD3 (0xFC) MDU Data Register 3 R/W (0x00) 7 3 6 4 2 1 5 0 RD MD3[7-0] WR MD3[7-0] MD4 (0xFD) MDU Data Register 4 R/W (0x00) 7 6 5 4 3 2 1 0 RD MD4[7-0] WR MD4[7-0] MD5 (0xFE) MDU Data Register 5 R/W (0x00)

	7	6	5	4	3	2	1	0
RD		MD5[7-0]						
WR	MD5[7-0]							

MDU operation consists of three phases.

1. Load MD0 to MD5 data registers in an appropriate order depending on the operation.

2. Execution of the operations.

3. Read result from MD0 to MD5 registers.

The following list shows the MDU read and write sequences. Each operation has its unique writing sequence and reading sequence of MD0 to MD5 registers, and therefore a precise access sequence is required.

5.13.1 Division - 32-bit divide by 16-bit or 16-bit divide by 16-bit

Follow the following write-sequences. The first write of MD0 resets the MDU and initiates the MDU error flag mechanism. The last write incites calculation of MDU.

Write MD0 with Dividend LSB byte

Write MD1 with Dividend LSB+1 byte

Write MD2 with Dividend LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Write MD3 with Dividend MSB byte (ignore this step for 16-bit divide by 16-bit)

Write MD4 with Divisor LSB byte

Write MD5 with Divisor MSB byte

Then follow the following read-sequences. The last read prompts MDU for the next operations.

Read MD0 with Quotient LSB byte

Read MD1 with Quotient LSB+1 byte



Read MD2 with Quotient LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Read MD3 with Quotient MSB byte (ignore this step for 16-bit divide by 16-bit)

Read MD4 with Remainder LSB byte

Read MD5 with Remainder MSB byte

Read ARCON to confirm error or overflow condition

Please note that if the sequence is violated, the calculation may be interrupted and results in errors.

5.13.2Multiplication – 16-bit multiply by 16-bit

Follow the following write sequences.

Write MD0 with Multiplicand LSB byte

Write MD4 with Multiplier LSB byte

Write MD1 with Multiplicand MSB byte

Write MD5 with Multiplier MSB byte

Then follow the following read sequences.

Read MD0 with Product LSB byte

Read MD1 with Product LSB+1 byte

Read MD2 with Product LSB+2 byte

Read MD3 with Product MSB byte

Read ARCON to confirm error or overflow condition

5.13.3Normalization – 32-bit

Normalization is obtained with integer variables stored in MD0 to MD3. After normalization, all leading zeroes are removed by shift left operations. To start the normalization operation, SC4-0 in ARCON is first written with 00000. After completion of the normalization, SC4-0 is updated with the number of leading zeroes and the normalized result is restored on MD0 to MD3. The number of the shift of the normalization can be used as exponents. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte

Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = 00000

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read SC[4-0] from ARCON for normalization count or error flag

5.13.4Shift – 32-bit

Shift is done with integer variables stored in MD0 to MD3. To start the shift operation, SC4-0 in ARCON is first written with shift count and SLR with shift direction. After completion of the Shift, the result is stored back to MD0 to MD3. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte



Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = Shift count and SLR with shift direction

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read ARCON's for error flag

5.13.5MDU Flag

The error flag (MDEF) of MDU indicates improperly performed operations. The error mechanism starts at the first MD0 write and finishes with the last read of MD result register. MDEF is set if the current operation is interrupted or restarted by improper writing of the MD register before the operation completes. MDEF is cleared if the operations and proper write/read sequences are successfully complete. The overflow flag (MDOV) of MDU indicates an error of operations. MDOV is set if

The divisor is zero

Multiplication overflows

Normalization operation is performed on already normalized variables (MD3.7 =1)

5.14 I²C Master

The I²C master controller provides the interface to I²C slave devices. It can be programmed to operate with arbitration and clock synchronization to allow it to operate in multi-master configurations. The master uses SCL and SDA pins. The controller contains a built-in 8-bit timer to allow various I²C bus speeds. The maximum I²C bus speed is limited to SYSCLK/12.

I2CMTP (0xF7) I²C Master Time Period R/W (0x00)

	7	6	5	4	3	2	1	0
RD	I2CMTP[7-0]							
WR	I2CMTP[7-0]							

This register sets the frequency of I^2C bus clock. If I2CMTP[7-0] is equal to or larger than 0x01, then SCL_FREQ = SYSCLK_FREQ / 8 / (1 + I2CMTP). If I2CMTP[7-0] = 0x00, SCL_FREQ = SYSCLK_FREQ / 12.

I2CMSA (0xF4) I²C Master Slave Address R/W (0x00)

	\ /			· /					
	7	7 6 5 4 3 2 1							
RD		SA[6-0]							
WR		SA[6-0] RS							
S	SA[6-0] Slave Address. SA[6-0] defines the slave address the I ² C master uses to communicate.							0	
R	Receive/Send Bit. RS determines if the following operation is to RECEIVE (RS=1)							/E (RS=1) or	

SEND (RS=0). I2CMBUF (0xF6) I²C Master Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RD[7-0]							
WR	TD[7-0]							

I2CMBUF functions as a transmit-data register when written and as a receive-data register when read. When written, TD is sent to the bus by the next SEND or BURST SEND operations. TD[7] is sent first. When read, RD contains the 8-bit data received from the bus upon the last RECEIVE or BURST RECEIVE operation.



I2CMCR (0xF5) I²C Master Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	BUSBUSY	IDLE	ARBLOST	DATANACK	ADDRNACK	ERROR	BUSY
WR	CLEAR	INFILEN	-	HS	ACK	STOP	START	RUN

The I2CMCR register is used for setting control when it is written, and as a status signal when read.

CLEAR	Reset I ² C Master State Machine
	Set CLEAR=1 will reset the state machine. CLEAR is self-cleared when reset is completed.
INFILEN	Input Noise Filter Enable. When IFILEN is set, pulses shorter than 50 ns on inputs of SDA and SCL are filtered out.
IDLE	This bit indicates that I ² C master is in the IDLE mode.
BUSY	This bit indicates that I ² C master is receiving or transmitting data, and other status bits are not valid.
BUSBUSY	This bit indicates that the external I ² C bus is busy and access to the bus is not possible. This bit is set/reset by START and STOP conditions.
ERROR	This bit indicates that an error occurs in the last operation. The errors include slave address was not acknowledged, or transmitted data is not acknowledged, or the master controller loses arbitration.
ADDRNACK	This bit is automatically set when the last operation slave address transmitted is not acknowledged.
DATANACK	This bit is automatically set when the last operation transmitted data is not acknowledged.
ARBLOST	This bit is automatically set when the last operation I ² C master controller loses the bus arbitration.

START, STOP, RUN and HS, RS, ACK bits are used to drive I²C Master to initiate and terminate a transaction. The Start bit generates START, or REPEAT START protocol. The Stop bit determines if the cycle stops at the end of the data cycle or continues to a burst. To generate a single read cycle, the designated address is written in SA with RS set to 1, and bits ACK=0, STOP=1, START=1, RUN=1 are set in I2CMCR to perform the operation and then STOP. When the operation is completed (or aborted due to errors), I²C master generates an interrupt. The ACK bit must be set to 1. This causes the controller to send an ACK automatically after each byte transaction. The ACK bit must be reset when set to 0 when the master operates in receive mode and not to receive further data from the slave devices.

The following table lists the permitted control bits combinations in master IDLE mode.

HS	RS	ACK	STOP	START	RUN	Operations
0	0	-	0	1	1	START condition followed by SEND. Master remains in TRANSMITTER mode
0	0	-	1	1	1	START condition followed by SEND and STOP
0	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK. Master remains in RECEIVER mode
0	1	0	1	1	1	START condition followed by RECEIVE and STOP
0	1	1	0	1	1	START condition followed by RECEIVE. Master remains in RECEIVER mode
0	1	1	1	1	1	Illegal command

The following table lists the permitted control bits combinations in master TRANSMITTER mode.

HS	RS	ACK	STOP	START	RUN	Operations
0	-	-	0	0	1	SEND operation. Master remains in TRANSMITTER mode
0	-	-	1	0	0	STOP condition
0	-	-	1	0	1	SEND followed by STOP condition
0	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode



HS	RS	ACK	STOP	START	RUN	Operations
0	1	-	1	1	1	REPEAT START condition followed by SEND and STOP condition
0	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with negative ACK. Master remains in TRANSMITTER mode
0	1	0	1	1	1	REPEAT START condition followed by SEND and STOP condition
0	1	1	0	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode
0	1	1	1	1	1	Illegal command

The following table lists the permitted control bits combinations in master RECEIVER mode.

HS	RS	ACK	STOP	START	RUN	Operations			
0	-	0	0	0	1	RECEIVE operation with a negative ACK. Master remains in RECEIVE mode			
0	-	-	1	0	0	STOP condition			
0	-	0	1	0	1	RECEIVE followed by STOP condition			
0	-	1	0	0	1	RECEIVE operation. Master remains in RECEIVER mo			
0	-	1	1	0	1	Illegal command			
0	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with a negative ACK. Master remains in RECEIVER mode			
0	1	0	1	1	1	REPEAT START condition followed by RECEIVE and STOP conditions			
0	1	0	1	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode			
0	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode			
0	0	-	1	1	1	REPEAT START condition followed by SEND and STOP conditions			

All other control-bit combinations not included in the above three tables are NOP. In Master RECEIVER mode, STOP should be generated only after data negative ACK executed by Master or address negative ACK executed by slave. Negative ACK means SDA is pulled low when the acknowledge clock pulse is generated.

I2CMTO (0xC3) I2CTime Out Control Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	I2CMTOF		I2CMTO[6-0]								
WR	I2CMTOEN		I2CMTO[6-0]								
12	2CMTOEN 2CMTOF 2CMTO[6-0]	I2CN This issue I2CN The	ed. 1 Time Out Se TO time is se	ag en a timeout o etting et to (I2CMTO	[6-0]+1)*2*BT	. When timeo	CM CLEAR c out occurs, an EQ / 8 / (I2CM	I2CM			

5.15 Checksum/CRC Accelerator

To enhance the performance, a hardware Checksum/CRC Accelerator is included and closely coupled with CPU. This provides most commonly used checksum and CRC operation for 8/16/24/32-bit data width. For 8-bit data, one SYSCLK cycle is used; for 16-bit data, two cycles are used; for 32-bit data, four cycles are used.



LUFG	(0xA078) Ch				-	. ,	4	0	
	7	6	5	4	3	2	1	0	
RD	DWIDT	· ·	REVERSE	NOCARRY	SEED	-	-	BUSY	
WR	DWIDT	⁻ [1-0]	REVERSE	NOCARRY	SEED	С	RCMODE[2-	D]	
D\	WIDTH[1-0]		Input Width						
			set input as 8						
			set input as 1 set input as 2						
			set input as 2						
RI	EVERSE		•	B/LSB Seque	nce				
				or LSB first op					
		REV	ERSE=1 is fo	or MSB first op	eration.				
				is based on t					
				E=1, then CCI					
				ot affect outp 3, CCDATA[0]			g i.e., CCDA	[A[31]	
				e shows the M					
			/IDTH	REVERS			REVERSE=	l	
			0 CF	RCIN[7-0] = C	CDATA[7-0]	CRCIN	CRCIN[7-0] = CCDATA[0-7]		
			1 CR	CRCIN[15-0] = CCDATA[15-0] CRCIN[15-0] = CCDATA[0					
			2 CRCIN[23-0] = CCDATA[23-0] CRCIN[23-0] = CCDATA[0-23						
			3 CR	CIN[31-0] = C	CDATA[31-0]	CRCIN[31-0] = CCDA	ATA[0-31]	
N	OCARRY		y Setting for C		_				
				s the previous	•		result.		
SE	EED		d Entry	cards the prev	hous carry res	suit.			
01			•	ults written into	o CCDATA be	come SEED	value.		
				al data inputs					
				he MSB/LSB	ordering of SE	ED entry from	m CCDATA is	not affected	
			EVERSE.						
CI	RCMODE[2-0	-	Checksum N			and all off			
			– Accelerator – 8-bit Check	is disabled ar		galed on			
			– 32-bit Check						
			– CRC-16 (IB						
			+X15+X2+1	,					
		100	– CRC-16 (C	CITT 0x1021)					
		-	+X12+X5+1						
			· · ·	NSI 802.3 0x1	,				
				22+X16+X12-	+X11+X10+X8	3+X7+X5+X4	+X2+X1+1		
		-	- Reserved	hecksum Clea	ar				
				RCMODE[2-0]					

The first step for the programmer is to set the CRCMODE[2-0] for the Checksum or CRC operation and then write "111" to CRCMODE[2-0] to reset the Checksum/CRC states and restore the default seed value (for checksum, seed value=0x00 or 0x00000000, for CRC seed value = 0xFFFF or 0xFFFFFFF).

 BUSY
 CRC Status

 BUSY=1 indicates the result is not yet completed. Since only up to two cycles are used to calculate the Checksum or CRC, there is no need to check the BUSY status before the next data entry and reading the results.

CCDATA registers are the data I/O port for Checksum/CRC Accelerator. For 8-bit data width, only CCDATA[7-0] should be used. For data width wider than 8-bit, the high byte should always be written first. Writing the low byte (CCDATA0) completes the data entry and starts the calculations. When SEED=1, the data written goes to CS or CRC seed value. The SEED value entry bit ordering is not affected by the REVERSE setting. The result of the accelerator can be directly read out from CCDATA registers and it is not affected by the REVERSE setting.

CCDATA0 (0xA07C) Checksum/CRC Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0
RD				CCDA	TA[7-0]			
WR				CCDA	TA[7-0]			

CCDATA1 (0xA07D) Checksum/CRC Data Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0
RD		CCDATA[15-0]						
WR				CCDAT	A[15-0]			

CCDATA2 (0xA07E) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		CCDATA[23-16]							
WR				CCDAT	A[23-16]				

CCDATA3 (0xA07F) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	CCDATA[31-24]								
WR				CCDAT	A[31-24]				

5.16 Break Point and Debug Controller

The CPU core also includes a Break Point Controller for software debugging purposes and handling exceptions. Program Counter breakpoint triggers at PC address matching, and there are seven PC matching settings available. Single Step breakpoint triggers at interaction return from an interrupt routine.

Upon the matching of breakpoint conditions, the Break Point Controller issues BKP Interrupt for handling the breakpoints. The BKP Interrupt vector is located at 0x7B. Upon entering the BKP ISR (Break Point Interrupt Service Routine), all interrupts and counters (WDT, T0, T1, and T2) are disabled. To allow further interrupts and continuing counting, the BKP ISR must be enabled. At exiting, the BKP ISR setting must be restored to resume normal operations.

BPINTF (0xA0E0) Break Point Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	STEP_IF	-	-	-	-	-	PC2IF	PC1IF
WR	STEP_IF	-	-	-	-	-	PC2IF	PC1IF

This register is for reading the Break Points interrupt flags.

STEP_IFThis bit is set when the Break Point conditions are met by a new instruction fetching
from an interrupt routine. This bit must be cleared by software.PC2IF – PC1IFThese bits are set when Break Point conditions are met by PC2 – PC1 address.

These bits are set when Break Point conditions are met by PC2 – PC1 address. These bits must be cleared by software.

BPINTE (0xA0E1) Break Point Interrupt Enable Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	STEP_IE	-	-	-	-	-	PC2IE	PC1IE
WR	STEP_IE	-	-	-	-	-	PC2IE	PC1IE

This register controls the enabling of individual Break Points interrupt.

STEP_IE	Set this bit to enable Single Step event breakpoint interrupt.
PC2IE – PC1IE	Set these bits to enable PC2 to PC1 address match breakpoint interrupts.



BPINTC (0xA0E2) Break Point Interrupt Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	-
WR	-	-	-	-	-	-	-	-

This register is reserved for other applications.

BPCTRL (0xA0E3) DBG and BKP ISR Control and Status Register R/W (b'11111100)

	7	6	5	4	3	2	1	0
RD	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST
WR	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST

When entering the DBG or BKP ISR (Interrupt Service Routine), all interrupts and timers are disabled. The enabled bits are cleared by hardware reset in this register. As the interrupts and timers are disabled, the ISR can process debugging requirements in a suspended state. If a specific timer should be kept active, it must be enabled by ISR after ISR entry. Before the exit of DBG and BKP ISR, the control bits should be enabled to allow the timers to resume operating. This register should be modified only in Debug ISR.

DBGINTEN	Set this bit to enable all interrupts (except WDT interrupt). This bit is cleared automatically at the entry of DBG and BKP ISR. Set this bit to allow ISR to be further interrupted by other interrupts. This is sometimes necessary if DBG or BKP ISR
	needs to use UART or I ² C, for example.
DBGWDEN	Set this bit to allow WDT counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR.
DBGT2EN	Set this bit to allow T2 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T2 interrupt.
DBGT1EN	Set this bit to allow T1 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T1 interrupt.
DBGT0EN	Set this bit to allow T0 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T0 interrupt.
DBGST	This bit indicates the DBG and BKP ISR status. It is set to 1 when entering DBG and BKP ISR. It should be cleared when exiting the DBG and BKP ISR. Checking this bit allows other interrupt routines to determine whether it is a sub-service of the DBG and BKP ISR.

PC1AL (0xA0F0) Program Counter Break Point 1 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		PC1AL[7-0]									
WR				PC1A	L[7-0]						

This register defines the PC low address for PC match break point 1.

PC1AH (0xA0F1) Program Counter Break Point 1 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		PC1AH[7-0]									
WR		PC1AH[7-0]									

This register defines the PC high address for PC match break point 1.

PC1AT (0xA0F2) Program Counter Break Point 1 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD		PC1AT[7-0]										
WR				PC1A	T[7-0]							

This register defines the PC top address for PC match break point 1. PC1AT:PC1HT:PC1LT together form a 24 bit compare value of break point 1 for Program Counter.



PC2AL (0xA0F4) Program Counter Break Point 2 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		PC2AL[7-0]									
WR				PC2A	L[7-0]						

This register defines the PC low address for PC match breakpoint 2.

PC2AH (0xA0F5) Program Counter Break Point 2 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PC2AH[7-0]									
WR		PC2AH[7-0]								

This register defines the PC high address for PC match breakpoint 2.

PC2AT (0xA0F6) Program Counter Break Point 2 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		PC2AT[7-0]									
WR				PC2A	T[7-0]						

This register defines the PC top address for PC match breakpoint 2. PC2AT, PC2HT and PC2LT together form a 24-bit compare value of PC breakpoint 2 for Program Counter.

Host or program can obtain the status of the breakpoint controller through the current breakpoint address and next PC address register. DBPCID[23-0] contains the PC address of the just executed instruction when the breakpoint occurs. DBNXPC[23-0] contains the next PC address to be executed when the breakpoint occurs, and therefore it is usually exactly the same value of the breakpointer setting.

DBPCIDL (0xA098) Debug Program Counter Address Low Register RO (0x00)

	7	6	5	4	3	2	1	0		
RD		DBPCID[7-0]								
WR										

DBPCIDH (0xA099) Debug Program Counter Address High Register RO (0x00)

	7	6	5	4	3	2	1	0			
RD		DBPCID[15-8]									
WR		-									

DBPCIDT (0xA09A) Debug Program Counter Address Top Register RO (0x00)

	7	6	5	4	3	2	1	0		
RD		DBPCID[23-16]								
WR				-	-					

DBPCNXL (0xA09B) Debug Program Counter Next Address Low Register RO (0x00)

	7	6	5	4	3	2	1	0			
RD		DBPCNX[7-0]									
WR		-									

DBPCNXH (0xA09C) Debug Program Counter Next Address High Register RO (0x00)

	7	6	5	4	3	2	1	0			
RD		DBPCNX[15-8]									
WR		-									



DBPCNXT (0xA09D) Debug Program Counter Next Address Top Register RO (0x00)

	7	6	5	4	3	2	1	0			
RD		DBPCNX[23-16]									
WR		-									

STEPCTRL (0xA09E) Single Step Control Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		STEPCTRL[7-0]								
WR		STEPCTRL[7-0]								

To enable single-step debugging, STEPCTRL must be written with value 0x96.

5.17 Debug I²C Port

The I²C Slave 2 (I2CS2) can be configured as the debug and ISP port. This is achieved by assigning a predefined debug ID for the I²C Slave address. When a host issues I²C access to this special address, a DBG interrupt is generated. DBG Interrupt has the highest priority. The DBG interrupt vector is located at 0x83. DBG ISR is used to communicate with the host and is usually closely associated with BKP ISR.

SI2CDBGID (0xA09F) Slave I²C Debug ID Register R/W (0x36) TB Protected

	7	6	5	4	3	2	1	0	
RD	DBGSI2C2EN		SI2CDBGID[6:0]						
WR	DBGSI2C2EN		SI2CDBGID[6:0]						
_	DBGSI2C2EN DBGSI2C2EN=1 enables I2CS2 as debug port. When I2CS2 receives access of I address matching SI2CDBGID[6:0], a debug interrupt is generated.							ccess of I ² C	
SI2CDBGID[6:0] Slave I ² C ID address for debug function.									

SI2CDBGID[6:0]

5.18 Data SRAM ECC Handling

The data SRAM (IRAM and XRAM) is configured as 2048 x 13-bit. An 8:5 ECC encoder and decoder are implemented to check the SRAM data. ECC check is through hardware and performed automatically. It can correct a 1-bit error in each byte and detect a 2-bit error in each byte. All generation and checking are done in hardware. It is strongly recommended all SRAM data should be initialized at power-on or after reset if ECC is enabled to avoid initial ECC error. If ECC encounters an uncorrectable error, hardware will latch the address and trigger an interrupt. Software needs to examine the severity of data corruption and take appropriate actions. Please note that, during switching between ECC and non-ECC mode, all the data in SRAM will be corrupted, and thus requires reinitialization. It is strongly suggested to keep ECC enabled for best reliability as well as noise immunity.

DECCCFG (0xA02D) Data ECC Configuration Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0
RD	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
WR	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
D D D	ECCEN ECCIEN2 ECCIEN1 ECCIF2 ECCIF1	Data Data Data DEC error softw Data DEC	: DECCIF2 is vare. ECC Correct CIF1 is set to DECCIF1 is	ectable Error able Error Int ectable Error 1 by hardwar set independ able Error Int 1 by hardwar	errupt Enable Interrupt Flag e when readi ent of DECCI errupt Flag e when readi	ng SRAM end EN2. DECCII ng SRAM end	counters an u F2 needs to b counters a col F1 needs to b	e cleared by rrectable

Please note that if a correctable error is encountered, the data will be automatically corrected. To prevent further corruption, software should rewrite the data into the SRAM upon DECCIF1 interrupt.



DECCADL (0xA02E) Data ECC Configuration and Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD		DECCAD[7-0]								
WR		-								

DECCADH (0xA02F) Data ECC Configuration and Address Register High RO (0x80)

	7	6	5	4	3	2	1	0			
RD		DECCAD[15-8]									
WR		-									

DECCAD[15-0] records the address of ECC fault when data SRAM ECC error occurs. It is read-only and reflects the error address that causes DECCIF to be set. If DECCIF is set and not cleared, DECCAD will not be updated if a further error is detected.

5.19 Program ECC Handling

The program code stored in e-Flash has built-in ECC checking. The e-Flash is in 16-bit width, and when read by CPU, the lower LSB 8-bit is read for instruction and the upper MSB 8-bit contains the ECC value of the LSB 8-bit. The ECC is nibble based, [15-12] is ECC for [7-4], and [11-8] is ECC for [3-0]. Four bits ECC for four bits data allows one bit error correction and two bits error detection. This means it is possible for 2-bit error correction of an 8-bit code, and this greatly increases the reliability of the overall program robustness.

During program fetch and execution, ECC is performed simultaneously by hardware. If any ECC correctable error is detected, the value fetched is corrected, and optionally a PECCIEN1 interrupt can be generated. If any ECC non-correctable error is detected, two options can be configured, either a PECCIEN2 interrupt can be generated or a software reset can be generated. In both PECCIEN interrupts, the address of the error encountered is latched in PECCAD[15-0].

PECCCFG (0xA00D) Program ECC Configuration Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0		
RD	FCECCEN	-	PECCIEN2	PECCIEN1	-	-	PECCIF2	PECCIF1		
WR	FCECCEN	-	PECCIEN2	PECCIEN1	-	-	PECCIF2	PECCIF1		
P P P	CECCEN ECCIEN2 ECCIEN1 ECCIF2	Flash Controller Read ECC Control This bit controls the Flash Controller Read command. If FCECCEN=1, then the Flash Controller read low byte contains ECC corrected data. If FCECCEN=0, then the read operation returns the raw data from e-Flash. Program ECC Uncorrectable Error Interrupt Enable Program ECC Correctable Error Interrupt Enable Program ECC Uncorrectable Error Interrupt Flag PECCIF2 is set to 1 by hardware when program fetching from e-Flash encounters uncorrectable error. PECCIF2 is set independent of PECCIEN2. PECCIF2 needs to be cleared by software.								
P	PECCIF1 Program ECC Correctable Error Interrupt Flag PECCIF1 is set to 1 by hardware when program fetching from e-Flash encounters correctable error. PECCIF1 is set independent of PECCIEN1. PECCIF1 needs to cleared by software.									

PECCADL (0xA00E) Program ECC Fault Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD		PECCAD[7-0]								
WR					-					

PECCADH (0xA00F) Program ECC Fault Address Register High R/W (0x80)

	7	6	5	4	3	2	1	0		
RD		PECCAD[15-8]								
WR		-								

PECCAD[15-0] records the address of ECC fault when Flash ECC error occurs. It is read-only and reflects the last

error address.

Note: PECCAD[15:14] always read as 0, and software needs to update PECCAD[15:14] value as 0~3 for flash correction once PECCIF1 was detected

5.20 Memory and Logic BIST Test

BSTCMD (0xA016) SRAM Built-In and Logic Self-Test R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD		MOD	E[3-0]		BST	-	FAIL	FINISH		
WR		MOD	E[3-0]			BSTCM	D[3-0]			
	 10DE[3-0]	BIST 0000 0001 0010 0100 0100 0110 0111 1000 1010 1010 1010 1110 1110 1110 1110 1111 Plea this	Mode Select – Normal M – SRAM MI – Reserved – Reserved	Mode IBIST d d LBIST d d d d Mode IBIST and monitor on pins d d LBIST and monitor on pins d d t MODE[3-0] is cleared only by POR and RSTN. Software can read g with the Pass/Fail status to determine which BIST was performed						
В	ST		F Status is set to 1 by	/ hardware wł	nen BIST in on	going.				
F	AIL	BIST FAIL	Test Fail Flail	ag y hardware w	hen a BIST err mmand is issu	or has occurr	ed. FAIL is c	leared to 0 by		
F	INISH	FINI		l by hardware	when the BIS			st. FINISH is		
B	STCMD[3-0]	Men Writ BIST perfe rese Writ to 0.	 cleared to 0 by hardware when a new BIST command is issued. Memory BIST Command Writing BSTCMD[3-0] with value 4b'0101 causes the BIST controller to perform BIST. Writing BSTCMD[3-0] with value 4b'1010 causes the BIST controller to perform BIST, and after BIST is completed, it automatically generates a software reset. Writing BSTCMD[3-0] with value 4b'0000 causes FAIL and FINISH bits to be cleared to 0. Any other value will either have no effect or abort any ongoing BIST. 							

After the BSTCMD is issued, CPU is paused until BIST is completed. Any BIST operation will result in undefined CPU states, and undefined SRAM content. Therefore, it is highly recommended that a software reset or initiation should be performed after any BIST operation. Please also note that MODE[3-0], FINISH and FAIL bits are not cleared by software resets.

TSTMON (0xA014) Test Monitor Flag R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TSTMON[7-0]								
WR		TSTMON[7-0]								

TSTMON register stores temporary status and is initialized by power-on reset only.



5.21 System Clock Monitoring

SYSCLK in normal running mode is monitored by SOSC32KHz. If SYSCLK is not present in normal mode for four SOSC32KHz cycles, a hardware reset is triggered.




Figure 5-10 System Clock Monitor diagram

5.22 Reset

There are several reset sources which include both software resets and hardware resets. Software resets include command reset, WDT reset and ECC error reset. Hardware resets include power-on reset (low voltage detect on VDDC), LVD reset (low voltage detect on VDD), SYSCLK monitor reset, and external RSTN reset. Software reset only restores some registers to default values, and hardware reset restores all registers to their default values.

RSTN reset will filter out any low glitch on RSTN with less than 4msec. All hardware reset conditions once met will be extended by 4 msec when exiting reset. Internal hardware reset also has feedback to the RSTN pin and extends the reset duration by external RSTN R/C time. The reset scheme is shown in the following diagram.




Figure 5-11 Reset block diagram

RSTCMD (0xA017) Reset Command Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD	-	-	-	-	CKMRF	ECCRF	WDTRF	CMDRF		
WR	RSTCKM	RSTECC	-	CLRF	RSTCMD[3-0]					
RSTCKM Reset Enable for Clock Monitor Fault RENCKM=1 enables reset after clock fault detection. RSTCKM is cleared to 0 after any reset. Default RSTCKM is 0.										
R	RSTECC Reset Enable for Uncorrectable Code Fetch ECC Error RSTECC=1 enables reset at e-Flash code fetch ECC error. Default RSTECC is 0.									
С	KMRF	Cloc	k Monitor Fau	ult Reset Flag						



ECCRF	CKMRF is set to 1 by hardware when a clock fault reset has occurred. CKMRF is not cleared by reset except power-on reset. ECC Error Reset Flag ECCRF is set to 1 by hardware when an ECC error reset has occurred. ECCRF is
	cleared to 0 when writing CLRF=1. ECCRF is not cleared by reset except power-on reset.
WDTRF	WDT Reset Flag
	WDTRF is set to 1 by hardware when WTRF, WT1RF or WT2RF is set.
CLRF	Clear Reset Flag
	Writing 1 to CLRF will clear CKMRF, ECCRF, WDTRF, and CMDRF. It is self-
	cleared.
RSTCMD[3-0]	Software Reset Command
	Writing RSTCMD[3-0] with consecutive 4b'0101, 4b'1010 sequences will cause a software reset. Any other value will clear the sequence state. These bits are write- only and self-cleared.
	ony and sen deared.

Note: Bits 4~7 of RSTCMD register can't be read.



Flash Controller 6.

The flash controller connects the CPU to the on-chip embedded FLASH memory. The FLASH memory functions as the program storage as well as non-volatile data storage. The program access of the FLASH does not require any special attention. When an ECC error occurs during program fetch, there comes out ECC interrupt or reset.

When the FLASH is used as data storage, software issues commands to the FLASH controller through the XFR registers. And when the FLASH controller processes these commands, CPU is held idle until the commands are completed. There is a timeout mechanism for holding CPU in idle to prevent operations hang up.

From FLASH controller point of view, the embedded Flash is always in 16-bit width with no distinction between ECC and data information. For code storage through FLASH controller, ECC byte (upper MSB 8-bit) must be calculated by software. During the read command. ECC is detected but not corrected, and the raw content is loaded into FLSHDAT[15-0]. If ECC error is detected, FAIL status is set after the read command.

The e-Flash contains 128 pages (also referred as Sector), and each page is 512x16. It also contains two IFB (Information Blocks) pages. In Flash operation, the erase command only operates on units of page.

FLSHCMD (0xA025	Flash Contro	oller Comma	nd Register I	R/W (0x80) T	B Protected	

	7	6	5	4	3	3	2	1	0			
RD	WRVFY	BUSY	FAIL	CMD4	CM	ID3	CMD2	CMD1	CMD0			
WR		CYC[2-0]		CMD4	CM	ID3	CMD2	CMD1	CMD0			
B F	/RVFY USY AIL YC[2-0]	 Write Result Verify. At the end of a write cycle, hardware reads back the data and compares it with which should be written to the flash. If there is a mismatch, this bit represents 0. It is reset to 1 by hardware when another ISP command is executed. Flash command is in processing. This bit indicates that Flash Controller is executin the Flash Read, Write, or Sector Erase and other commands are not valid. Command Execution Result. It is set if the previous command execution fails due to any reason. It is recommended that the program should verify the command execution after issuing a command to the Flash controller. It is not cleared by reading when a new command is issued. Possible causes of FAIL include address out of range, or address falls into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSHCMD[5] (FAIL) is set. Once RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] as 1 to clear ECCRF, or all the future ECC errors can't be responded to PECCAD[15:0] Flash Command Time Out CYC[2-0] defines command timeout cycle count. Cycle period is defined by ISPCLF which is SYSCLK/256/(ISPCLKF[7-0]+1). The number of cycles is tabulated as following. 										
			CYC[2·	0]	W	rite	Era	ISE				
		(0 0	0	5	55		35				
		() 0	1	6	60	59	53				
		() 1	0	6	65	64	52				
		() 1	1	6	69	68	97				
		1	0	0	7	'5	74	08				
		1	0	1	8	80	79	06				
		1	1	0	8	85	84	04				
		1		1		89	88	89				
С	MD4 – CMD0	Flash Thes in the Fail b	For normal operations, CYC[2-0] should be set to 111. Flash Command These bits define commands for the Flash controller. The valid commands are listed in the following table. Any invalid commands do not get executed but return with a Fail bit.									
		СМ	D4 CMD	3 CMD2	CMD1	CMD	0	Command	1			
		1	0	0	0	0	N	lain Memory I	Read			





CMD4	CMD3	CMD2	CMD1	CMD0	Command
0	1	0	0	0	Main Memory Sector Erase
0	0	1	0	0	Main Memory Write
0	0	0	1	0	IFB Read
0	0	0	0	1	IFB Write
0	0	0	1	1	IFB Sector Erase

For any Read command, the result high byte contains the ECC code, and low byte contains the data that is ECC corrected. If there is any ECC error, then FAIL bit is set. To find out what ECC error occurs, software can inspect PECCIF1 and PEECIF2 bits in PECCCFG register.

To read the e-Flash raw data, the FCECCEN in PECCCFG register can be set to 0.

FLSHDATL (0xA020) Flash Controller Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Read Data Register DATA[7-0]								
WR		Flash Write Data Register DATA[7-0]								

Please note: DATA[7-0] in READ operation will return either ECC corrected data or e-Flash raw data and which depends on FCECCEN bit setting in PECCCFG register.

FLSHDATH (0xA021) Flash Controller Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Read Data Register DATA[15-8]								
WR		Flash Write Data Register DATA[15-8]								

FLSHADL (0xA022) Flash Controller Low Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Address Low Byte Register ADDR[7-0]								
WR		Flash Address Low Byte Register ADDR[7-0]								

FLSHADH (0xA023) Flash Controller High Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Address High Byte Register ADDR[15-8]								
WR		Flash Address High Byte Register ADDR[15-8]								

FLSHECC (0xA024) Flash ECC Accelerator Register R/W

	7	6	5	4	3	2	1	0		
RD		ECC[7-0]								
WR		DATA[7-0]								

FLSHECC aids the calculation of ECC value of an arbitrary 8-bit data. The data is written to FLSHECC, and its corresponding ECC value can be read out from ECC.

ISPCLKF (0xA026) Flash Command Clock Scaler R/W (0x25) TB Protected

	7	6	5	4	3	2	1	0		
RD	ISPCLKF[7-0]									
WR	ISPCLKF[7-0]									

ISPCLKF[7-0] configures the clock time base for generation of Flash erase and write timing. ISPCLK = SYSCLK*(ISPCLKF[7-0]+1)/256. For correct timing, ISPCLK should be set to approximately at 2MHz.

The e-Flash has protection segment size of 1024 x 16. Each protection segment zone includes two Flash pages (also referred as Sector). For CS8977, there are 64 segments at total 64K x 16. Each segment (or called zone) is separately protected by corresponding two bits, PRT and PPT. PRT default after reset is 0 and PPT is 1, where 0



means protected, and 1 means unprotected. Both bits need to be 1 for modification and erasure. PPT (permanent) can be written 0 only and once written 0, it stays 0 until reset. The protection mechanism is the same for IFB0 and IFB1.

FLSHPRT0 (0xA030) Flash Zone Protection Register 0 R/W (0x00) TB Protected

FLSHPR	10 (0xA030)	Flash Zone	Protection R	legister 0 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHP	RT[7-0]	•		
WR				FLSHP	RT[7-0]			
LSHPR	T1 (0xA031)	Flash Zone	Protection R	legister 1 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPF	RT[15-8]			
WR				FLSHPF	RT[15-8]			
LSHPR	T2 (0xA032)	Flash Zone	Protection R	legister 2 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[23-16]			
WR				FLSHPR	T[23-16]			
LSHPR	T3 (0xA033)	Flash Zone	Protection R	legister 3 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[31-24]			
WR				FLSHPR	T[31-24]			
	T4 (0xA034)	Flash Zone	Protection R	egister 4 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[39-32]			
WR				FLSHPR	T[39-32]			
LSHPR	T5 (0xA035)	Flash Zone	Protection R	egister 5 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[47-40]			
WR				FLSHPR	T[47-40]			
LSHPR	T6 (0xA036)	Flash Zone	Protection R	legister 6 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[55-48]			
WR				FLSHPR	T[55-48]			
LSHPR	T7 (0xA037)	Flash Zone	Protection R	egister 7 R/W	/ (0x00) TB F	Protected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	T[63-56]			
WR				FLSHPR	T[63-56]			
LSHPP	T0 (0xA0C0)	Flash Zone	Protection F	Permanent Re	gister 0 R/W	(0xFF) TB P	rotected	
	7	6	5	4	3	2	1	0
RD				FLSHP	PT[7-0]			

FLSHPPT[7-0]

WR

Revision: D 05/15/2024



	7	6	5	4	3	2	1	0
RD				FLSHPF	PT[15-8]			
WR					PT[15-8]			
LSHPF	PT2 (0xA0C2)	Flash Zone	Protection P	ermanent Re		(0xFF) TB I	Protected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[23-16]			
WR				FLSHPP	T[23-16]			
LSHPF	PT3 (0xA0C3)	Flash Zone	Protection P	ermanent Re	gister 3 R/W	(0xFF) TB	Protected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[31-24]			
WR				FLSHPP	T[31-24]			
LSHPF	PT4 (0xA0C4)	Flash Zone	Protection P	ermanent Re	gister 4 R/W	0xFF) TB P	rotected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[39-32]			
WR				FLSHPP	T[39-32]			
	PT5 (0xA0C5)	Flash Zone	Protection P	ermanent Re	gister 5 R/W	(0xFF) TB I	Protected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[47-40]			
WR				FLSHPP	T[47-40]			
LSHPF	PT6 (0xA0C6)	Flash Zone	Protection P	ermanent Re	gister 6 R/W	(0xFF) TB I	Protected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[55-48]			
WR				FLSHPP	T[55-48]			
LSHPF	PT7 (0xA0C7)	Flash Zone	Protection P	ermanent Re	gister 7 R/W	(0xFF) TB I	Protected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[63-56]			
WR				FLSHPP	T[63-56]			
LSHPT	TI (0xA0C8) F	lash IFB Pro	tection Regis	ster R/W (0b)	XX11XX00) T	B Protected		
	7	6	5	4	3	2	1	0
RD	-	-	IFBPPT1	IFBPPT0	-	-	IFBPRT1	IFBPRT0
WR	-	-	IFBPPT1	IFBPPT0	-	-	IFBPRT1	IFBPRT0
	RTC (0xA027)	Flash Contr	oller Code P	rotection Re	gister R/W (0	x00) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD				-				STAT
WR				FLSHPF	RTC[7-0]			

300msec) has expired. The 300msec delay prevents any false action due to power or interfaces transient. Any write value other than "55" will turn on the protection immediately. STAT indicates the protection status. STAT=1 indicates the protection is off, and STAT=0 indicates the protection is on.





FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD	-								
WR	FLSHVDD[7-0]								

FLSHVDD is used to control the supply voltage to the e-Flash during sleep mode. Writing FLSHVDD with 0x55 will set SLEEPSW to 1. If SLEEPSW=1, the power supply to the e-Flash is turned off during sleep mode. The default for SLEEPSW is 0, so the e-Flash supply is always on.



7. <u>I²C Slave Controller 2 (I2CS2)</u>

The I²C Slave Controller 2 has dual functions – as a debug port for communication with the host or as a regular I²C slave port. Both functions can coexist. I²C Slave 2 controller also supports the clock stretching functions.

The debug accessed by the host is through I²C slave address defined by SI2CSDBGID register and enabled by DBGSI2C2EN=1. When I2CS2 received this matched address, a DBG interrupt is generated. This is described in the Debug and ISP sections. If DBGSI2C2EN=0, then I2CS2 functions as a regular I²C slave. The address of the slave is set by I2CSADR2 register. The MSB in I2CSADR2 is the enable bit for the I²C slave controller and I2CSADR2[6-0] specifies the actual slave address.

In receive mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data bit on SDA line is shifted into the receive buffer. The RCBI interrupt is generated whenever a complete byte is received and is ready to be read from I2CSDAT2. If the software does not respond to RCBI interrupt in time (i.e., RCBI is not cleared) for any reason, and a new byte is received, the controller either forces a NACK response on I²C (if CLKSTREN bit is not set) or by pulling and holding SDA low (if CLKSTREN bit is set) to stretch the SCL low duration to force the master into a wait state. In clock stretching mode, SCL is released when the software responds to RCBI interrupt and clears RCBI flag.

In transmit mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data preloaded in the transmit data register through I2CSDAT2 is transferred to the transmit shift register and is serially shifted out onto the SDA line. When this occurs, the controller generates a TXBI interrupt to inform the software that a new byte can be written into I2CSDAT2. When the shift register is empty and ready for the next transmit, the slave controller checks if the new byte is written to the I2CSDAT2. If TXBI is not cleared, it indicates a lack of new data and the slave controller holds the SCL line low to stretch the current clock cycle if CLKSTREN is set. If the clock stretching is not enabled, the slave controller takes the old byte into the shift register and replies with NACK, thus causing data corruption. On the other hand, if the master returns the NACK after the byte transfer, this indicates the end of data to the I²C slave. In this case, the I²C slave releases the data line to allow the master to generate a STOP or REPEAT START.

The I²C slave controller also implements the input noise spike filter, and this is enabled by INFILEN bit in the I2CSCON2 register. The filter is implemented using a digital circuit. When INFILEN is set, the spikes less than 1/2 SYSCLK period on the input of SDA and SCL lines are filtered out. If INFILEN is low, no input filtering is done. The following registers are related to I²C Slave Controller. I²C slave controller also uses SYSCLK to sample the SCL and SDA signals, and therefore the maximum allowable I²C bus speed is limited to SYSCLK/8 with conforming data setup and hold time. If setup and hold time cannot be guaranteed, then it is recommended the bus speed is limited to 1/40 SYSCLK.

I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)											
	7	6	5	4	3	2	1	0			
RD	-	-	-	START	-	-	-	XMT			
WR	I2CSRST	EADDRMI	ESTOPI	ERPSTARTI	ETXBI	ERCBI	CLKSTREN	INFILEN			
12	I2CSRST I ² C Slave Reset bit Setting this bit causes the Slave Controller to reset all internal state machines. Clea this bit for normal operations. Setting this bit clears the I2CSADR2 (I ² C slave address x).										
E	ADDRMI										
E	STOPI		PI Interrupt E	nable bit STOPI interru	pt as the I²C s	slave interrup	t.				
EI	RPSTARTI			rupt Enable B RPTSTARTI ii		e I ² C slave int	errupt.				
E	ТХВІ	TXBI interi		able bit. Set th	nis bit to allow	TXBI interrup	ot as the I ² C s	lave			
EI	RCBI	RCB interi	•	able bit. Set tl	his bit to allow	RCBI interru	pt as the I ² C s	slave			
C	LKSTREN	contr If the	oller. Clock s	tretching is ar	n optional feat enabled (for s	ure defined ir lave l²C), the	hing function on the I ² C spec data written in ching, and the	ification. nto transmit			

I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)



	be loaded to transmit shift register. The programmer must write the same data again
	to the transmit buffer.
INFILEN	Input Noise Filter Enable bit
	Set this bit to enable the input noise filter of SDA and SCL lines. When the filter is
	enabled, it filters out the spike of less than 50nsec.
XMT	This bit is set by the controller when the I ² C slave is in transmit operation. It is
	cleared when the I ² C slave controller is in receive operation.

I2CSST2 (0xDC) I2CS2 Status Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	FIRSTBT	ADDRMI	STOPI	RPSTARTI	TXBI	RCBI	START	NACK	
WR	DADDR	ADDRMI	STOPI	RPSTARTI	HOLDT[3]	HOLDT[2]	HOLDT[1]	HOLDT[0]	
	IRSTBT ADDR	This bit is set to indicate the data in the data register as the first byte received after the address match. This bit is cleared after the first byte of the transaction is read. The bit is read-only and generated by the slave controller. Double Address Enable If DADDR=1, the LSB bit of the address register is ignored. This allows receiving the							
A	DDRMI	cons Slave This	consecutive slave addresses, for example, 0x1010000 and 0x1010001. Slave Address Match Interrupt Flag bit This bit is set when the received address matches the address defined in I2CSADR2. If ADDRMI is set, this generates an interrupt. This bit must be cleared by						
S	ΤΟΡΙ	Stop This	Condition Int bit is set whe		t ontroller detec ared by softwa		ondition on the	e SCL and	
	PTSARTI	This	Repeat Start Condition Interrupt Flag bit This bit is set when the slave controller detects a REPEAT START condition on the SCL and SDA lines. This bit must be cleared by software.						
	XBI	This		n the slave co	ontroller is rea I when new da				
R	CBI	This	bit is set whe		oit ontroller puts i cleared after				
S	TART	This SDA	lines. This bi e address ma	t is not very u	ontroller detects seful as the s This read-on	tart of the trar	nsaction can b	be indicated	
Ν	ACK	This only NAC regis trans retur	meaningful fo K on the byte ter. And the s mission conti	or slave-transi e transaction, slave transmit inues if NACk K. This bit is cl	sponds with N mit operations the slave does s the old data (is repeated u leared when a	s. Please note s not upload r again as the until the transi	: If the maste new data into next transfer, mission is suc	r returns with the shift and this re- ccessful and	
Н	OLDT[3-0]	Thes I²C s "SYS	e four bits de pecification re SCLK*(HOLD	fine the hold equires for mit $T[3:0]+3) \ge 3$	time in SYSC nimum of 300 800nsec hold f nen HOLD[3-0	nsec hold tim	e, so the con n must be met	dition of	

I2CSADR2 (0xDD) I2CS2 Slave Address 1 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	XMT		I2CADDR[6-0]							
WR	I2CSEN		SADDR2[6-0]							
XMT This bit is set by the hardware when I ² C slave is in transmit operation. It is 0 w the I ² C slave is in receiving operation.							is 0 when			



I2CSEN	Set this bit to enable the I ² C slave controller.
SADDR2[6-0]	7-bit Slave Address
	When written, SADDR2[6-0] stores the slave address of the slave.
I2CADDR[6-0]	When read, I2CADDR[6-0] holds the slave address of the received slave address. Software can use this to determine the address if the double address is enabled.

I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		I ² C Slave Receive Data Register								
WR		I ² C Slave Transmit Data Register								

I2CSADR2A (0xDF) I2CS2 Slave Address 2 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	I2CS2AEN				-					
WR	I2CS2AEN		SADDR2A[6-0]							
2	I2CS2AEN Set this bit to enable the I ² C slave SADDR2A match.									

SADDR2A[6-0]

7-bit Slave Address

When written, SADDR2A[6-0] stores the 2nd slave address of the slave.



8. EUART1 with Enhanced Function of UART1

LIN-capable 16550-like EUART1 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle the high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART1 also has a dedicated 16-bit Baud Rate generator and thus provides an accurate baud rate under a wide range of system clock frequencies

	7	6	5	4	3	2	1	0	
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP	
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP	
E	UARTEN	Transmit and Receive Enable bit Set to enable EUART2 transmit and receive functions: Transmit messages in the FIFO and store received messages in the RX FIFO. Stop Bit Control							
W	/LS[1-0]	The enat 00 - 01 - 10 -	Set to enable 2 Stop bits, and clear to enable 1 Stop bit. The number of bits of a data byte. This does not include the parity bit when parity is enabled. 00 - 5 bits 01 - 6 bits 10 - 7 bits 11 - 8 bits						
BI	REAK	Set t low f BRK Whe com At co Soft	 Start Sending BREAK and followed by SYNC byte. Set to initiate a break condition on the UART interface by holding UART output at low for the duration of BRKLEN, and then followed by a SYNC byte (if BRKSYNC=1). When read, 1 indicates it is still ongoing. It is self-cleared by hardware when completed. At completion, it also generates a EUART1 interrupt. Software can start putting data into TX FIFO. The data will start transmission after 						
O Pl	P E/PERR	Odd/ Parit Set t	the SYNC byte is transmitted. Odd/Even Parity Control Bit Parity Enable / Parity Error status Set to enable parity and clear to disable parity checking functions. If read, PERR=1 indicates a parity error in the current data of RX FIFO.						
SI	Ρ	Parit	y Set Control	Bit	always transr				

SCON1 (0xB1) EUART1 Configuration Register R/W (0x00)

SCON1X (0xB2) EUART1 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	RXST	BERR	BECLRX	BECLRR	LBKEN	BERIE	-	TXPOL		
WR	-	BERR	BECLRX BECLRR LBKEN BERIE CLRFIFO TXP							
RXST Receive Status RXST is controlled by hardware. RXST is set by hardware when a START bit is detected. It is cleared when the STOP condition is detected. BITERR Bit Error Flag BITERR is set by hardware when the received bit does not match with transmit BERIE=1, and then this error generates an interrupt. BITERR must be cleared to software.							ransmit bit, if			
BI	ECLRX	If BE	CLRX=1, har				smission and e.	clears TX		
BECLRR Bit Error Force Clear RECEIVE Enable If BECLRX=1, hardware immediately disables current reception and of machines and FIFO when BITERR is set by hardware.						eption and clea	ars RX state			
LE	BKEN	Enat	le EUART Lo	opback Test						



C T	ERIE LRFIFO XPOL (0xB3) EUAF	Bit E Set t clear EUA	rror Interrup to clear trans red by hardv .RT output p		O pointer and		ine. CLRFIFO	bit is auto-		
	7	6	6 5 4 3 2 1							
RD		RFL	RFL[3-0] TFL[3-0]							
WR		RFL	Г[3-0]			TFL	T[3-0]			
	FL[3-0] FLT[3-0]	byte Rece whe	count. eive FIFO tri n RFL[3-0] i	FIFO level. Th igger threshold. s greater than F	This is write- RFLT[3-0].	only. RDA int				
		R	FLT[3-0]		Descrip					
			0000	ł	RX FIFO trigg	er level = 0				
			0001		RX FIFO trigg					
			0010	ł	RX FIFO trigg	er level = 2				
			0011		RX FIFO trigg	er level = 3				
			0100	RX FIFO trigger level = 4						
			0101	RX FIFO trigger level = 5						
			0110	RX FIFO trigger level = 6						
			0111	I	RX FIFO trigg	er level = 7				
			1000	RX FIFO trigger level = 8						
			1001	RX FIFO trigger level = 9						
			1010	RX FIFO trigger level = 10						
			1011	RX FIFO trigger level = 11						
			1100	RX FIFO trigger level = 12						
			1101	F	X FIFO trigge	er level = 13				
			1110	F	X FIFO trigge	er level = 14				
			1111	Reset Receiv	ve State Mach	ine and Clea	r RX FIFO			
	FL[3-0] FLT[3-0]	FIFC Tran whe) byte count ismit FIFO ti n TFL[3-0] is	it FIFO level. Th rigger threshold s less than TFL	. This is write T[3-0].	-only. TRA in				
		Т	FLT[3-0]		Descrip					
			0000		nit State Mac		ar TX FIFO			
			0001		TX FIFO trigg					
			0010		TX FIFO trigg					
			0011	-	TX FIFO trigg	er level = 3				
			0100	-	TX FIFO trigg	er level = 4				
			0101	-	TX FIFO trigg	er level = 5				
			0110	-	TX FIFO trigg	er level = 6				
			0111	-	TX FIFO trigg	er level = 7				
			1000	-	TX FIFO trigg	er level = 8				



TFLT[3-0]	Description
1001	TX FIFO trigger level = 9
1010	TX FIFO trigger level = 10
1011	TX FIFO trigger level = 11
1100	TX FIFO trigger level = 12
1101	TX FIFO trigger level = 13
1110	TX FIFO trigger level = 14
1111	TX FIFO trigger level = 15

SINT1 (0xB4) EUART1 Interrupt Status/Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI	
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN	
IN	NTEN	Inter	rupt Enable b	it. Write only				11	
Т	RA/TRAEN	Tran This "1" to	smit FIFO is r bit is set whe o enable inter	ready to be fil n transmit FII		emptied belov	v the FIFO thr	eshold. Write	
R	DA/RDAEN	absent. Receive FIFO is ready to be read. This bit is set by hardware when received FIFO exceeds the FIFO threshold. Writ "1" to enable interrupt. RDA will also be set when RFL < RFLT for bus idle duration longer than RFLT * 16 * Baud Rate. This is to inform the software that there are s remaining unread received bytes in the FIFO. The flag is cleared when RFL < RFLT and writing "0" to the bit (the interrupts is disabled simultaneously)							
R	FO/RFOEN	This enab	le interrupt. T	n the overflov he flag can b	bit v condition of e cleared by v / FIFO reset a	writing "0" to t			
R	FU/RFUEN	This enab	le interrupt. T	n the underflo he flag can b	ow condition of the cleared by w	writing "0" to t			
Т	FO/TFOEN	disabled simultaneously.), or by FIFO reset action. FO/TFOEN Transmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of transmit FIFO occurs. Write "1" to enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), or by FIFO reset action.							
F	ERR/FERREN								
Т	I/TIEN	Tran This FIFC	smit Message bit is set whe becomes en	e Completion n all message npty. Write "1	Interrupt Enal es in the TX F " to enable int upt is disabled	IFO are trans errupt. The fla	ag must be cle		

SBUF1 (0xB5) EUART1 Data Buffer Register R/W (0x00)

	7 6 5 4 3 2 1 0								
RD			EL	JART1 Receiv	ve Data Regis	ter			
WR			EU	ART1 Transn	nit Data Regis	ster			

This register is the virtual data buffer register for both receiving and transmitting FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.



	7	6	5	4	3	2	1	0			
RD		SBR1[7:0]									
WR				SBR	1[7-0]						
BR1H	(0xB7) EUAR	(0xB7) EUART1 Baud Rate Register High byte R/W (0x00)									
	7	6	5	4	3	2	1	0			
RD				SBR1	[15-8]						
WR				SBR1	[15-8]						
	BR1[15-0]	BUA	Baud Rate Se D RATE = SY	SCLK / (SBF	R1[15-0]+1).						
BRK1	(0xC1) EUAR 7	T1 Break Co 6	nfiguration F 5	Register R/W	(0x00) 3	2	1	•			
	-	-		-	-		-	0			
RD	BRKIEN	-	RCVS		BRKF	BRKSYNC		KLEN[1-0]			
WR	BRKIEN RKIEN	-	RCVSF AK Completic		BRKF	BRKSYNC	BRKLE	EN[1-0]			
	CVSPL[1-0] RKF	Adju: 00 = 01 = 10 = 11 = BRE	st Receive Sa 50% 62.5% 69% 75% AK Completic	ampling Point on Flag		BRK/SYNC tr					
	RKSYNC RKLEN[1-0]	clear Senc If BR If BR BRE	ed by softwar SYNC after KSYNC=0, o	e. Break nly the Break SYNC byte is	field is sent.	ter the Break f					



9. EUART2 with LIN Controller

LIN-capable 16550-like EUART2 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO is 15 bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle a high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART2 has a dedicated 16-bit Baud Rate generator and thus provides an accurate baud rate under a wide range of system clock frequencies. The EUART2 also provides LIN extensions that incorporate message handling and baud-rate synchronization. The block diagram of EUART2 is shown in the following.




Figure 9-1 EUART2 with LIN Controller block diagram

The following registers are used for configurations of EUART2.

SCON2 (0xC2) UART2 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP	
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP	
	EUARTEN Transmit and Receive Enable bit Set to enable EUART2 transmit and receive functions: Transmit messages in the TX FIFO and store received messages in the RX FIFO. SB Stop Bit Control								
W	Set to enable 2 Stop bits, and clear to enable 1 Stop bit.WLS[1-0]The number of bits of a data byte. This does not include the parity bit when parity i enabled.								



	00 - 5 bits
	01 - 6 bits
	10 - 7 bits
	11 - 8 bits
BREAK	Break Condition Control Bit
	Set to initiate a break condition on the UART interface by holding UART output at low until BREAK bit is cleared.
OP	Odd/Even Parity Control Bit
PE/PERR	Parity Enable / Parity Error status
	Set to enable parity and clear to disable parity checking functions. If read, PERR=1 indicates a parity error in the current data of RX FIFO.
SP	Parity Set Control Bit
	When SP is set, the parity bit is always transmitted as 1.

SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		RFL	[3-0]			TFL	[3-0]				
WR		RFL	[3-0]			TFLT	[3-0]				
R	FL[3-0]		Current Receive FIFO level. This is read only and indicates the current receive FIF								
R	FLT[3-0]	Rece	byte count. Receive FIFO trigger threshold. This is write-only. RDA interrupt will be g when RFL[3-0] is greater than RFLT[3-0].								
		R	RFLT[3-0] Description								
			0000	RX FIFO trigger level = 0							
			0001	I	RX FIFO trigg	er level = 1					
			0010	ļ	RX FIFO trigg	er level = 2					
		0011			RX FIFO trigg	er level = 3					
			0100	I	RX FIFO trigg	er level = 4					
			0101	RX FIFO trigger level = 5							
		0110 0111			RX FIFO trigger level = 6						
					RX FIFO trigger level = 7						
			1000	RX FIFO trigger level = 8							
			1001		RX FIFO trigger level = 9						
			1010	F							
			1011	RX FIFO trigger level = 11							
			1100	F							
			1101	RX FIFO trigger level = 13							
			1110	RX FIFO trigger level = 14							
			1111	Reset Receiv	ve State Mach	ine and Clear	r RX FIFO				
T	FL[3-0]		Current Transmit FIFO level. This is read-only and indicates the current transm								
T	FLT[3-0]			gger threshold less than TFL		-only. TRA int	terrupt will be	generated			
		Т	FLT[3-0]		Descrip	otion					
			0000	Reset Transr	nit State Macl	nine and Clea	r TX FIFO				
			0001	-	TX FIFO trigg	er level = 1					
			0010	-	TX FIFO trigg	er level = 2					
			0011		TX FIFO trigg	er level = 3					



TFLT[3-0]	Description
0100	TX FIFO trigger level = 4
0101	TX FIFO trigger level = 5
0110	TX FIFO trigger level = 6
0111	TX FIFO trigger level = 7
1000	TX FIFO trigger level = 8
1001	TX FIFO trigger level = 9
1010	TX FIFO trigger level = 10
1011	TX FIFO trigger level = 11
1100	TX FIFO trigger level = 12
1101	TX FIFO trigger level = 13
1110	TX FIFO trigger level = 14
1111	TX FIFO trigger level = 15

Receive and transmit FIFO can be reset by clear FIFO operation. This is done by setting BR[15-0]=0 and EUARTEN=0. This also clears RFO, RFU, and TFO interrupt flags without writing the interrupt register. The LIN counter LCNTR is also cleared.

	7	6	5	4	3	2	1	0
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN
INTEN Interrupt Enable bit. Write only Set to enable UART2 interrupt. Clear to disable interrupt. Default is 0. TRA/TRAEN Transmit FIFO is ready to be filled. This bit is set when transmit FIFO has been emptied below the FIFO threshold. Wri "1" to enable interrupt. The flag is automatically cleared when the condition is absent. RDA/RDAEN Receive FIFO is ready to be read. This bit is set by hardware when received FIFO exceeds the FIFO threshold. Write "1" to enable interrupt. RDA will also be set when RFL < RFLT for bus idle duration longer than RFLT * 16 * Baud Rate. This is to inform the software that there are stil remaining unread received bytes in the FIFO.								reshold. Write ion is hold. Write the duration here are still
R	FO/RFOEN	disat Rece This enab	bled simultane eive FIFO Ove bit is set whe le interrupt. T	eously.) erflow Enable n the overflov The flag can b	bit v condition of e cleared by v	receive FIFO writing "0" to t	occurs. Write	• "1" to
R	FU/RFUEN	Rece This enab	eive FIFO Und bit is set whe lle interrupt. T	derflow Enabl n the underflo he flag can b	ow condition of the cleared by w	f receive FIF writing "0" to t		
disabled simultaneously.), or by FIFO reset action. TFO/TFOEN Transmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of transmit FIFO occurs. Write "1" to enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt disabled simultaneously.), or by FIFO reset action.								
disabled simultaneously.), or by FIFO reset action. FERR/FERREN Framing Error Enable bit This bit is set when a framing error occurs as the byte is received. Write "1 enable interrupt. The flag must be cleared by writing "0" to the bit (The inter- disabled simultaneously.). TI/TIEN Transmit Message Completion Interrupt Enable bit								



This bit is set when all messages in the TX FIFO are transmitted and thus the TX FIFO becomes empty. Write "1" to enable interrupt. The flag must be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.).

SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	EUART2 Receive Data Register								
WR	EUART2 Transmit Data Register								

This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.

EUART2 can be configured to add LIN capability. The major enhancement of LIN includes master/slave configurations, auto baud-rate synchronization, and frame-based protocol with a header. Under LIN extension mode, all EUART2 registers and functions are still effective and operational. LIN is a single-wire bus and it requires external components to combine RX and TX signals externally. LIN is frame-based and consists of message protocols with master/slave configurations. The following diagram shows the basic composition of a header message sent by the master. It starts with BREAK, the SYNC byte, ID bytes, DATA bytes, and CRC bytes.




Figure 9-2 EUART2 with LIN Controller block diagram

A LIN frame structure is shown and the frame time matches the number of bits sent and has a fixed timing.




Figure 9-3 LIN frame timing

LIN bus protocol is based on frame. Each frame is partitioned into several parts as shown above. For the LIN master to initiate a frame, the software follows the following procedures:

Initiate a SBK command. (SW needs to check if the bus is in an idle state, and if there is no pending transmit data).

Write "55" into TFIFO.

Write "PID" into TFIFO.

Wait for SBK to complete interrupts and then write the following transmit data if applicable. (This is optional.)

The following diagram shows the Finite State Machine (FSM) of the LIN extension and is followed by registers within EUART2.






Figure 9-4 Finite State Machine of the LIN extension

LINCTRL (0xA090) LIN Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	LINEN	MASEN	ASU	MASU	SBK	BL[2:0]		
WR	LINEN	MASEN	ASU	MASU	SBK	BL[2:0]		



LINEN	LIN Enable (1: Enable / 0: Disable) LIN header detection / transmission is functional when LINEN = 1.
	 Before enabling LIN functions, the EUART2 registers must be set correctly : 0xB0 is recommended for SCON2.
MASEN	Master Enable bit (1: Master / 0: Slave) LIN operating mode selection. This bit is changeable only when LINEN = 0 (must clear LINEN before changing MASEN).
ASU	Auto-Sync Update Enable (1: Enable / 0: Disable), Write Only If ASU is 1, the LIN controller will automatically overwrite BR[15-0] with SBR[15-0] and issue an ASUI interrupt when receiving a valid SYNC field.
	If ASU is 0, the LIN controller will only notice the synchronized baud rate in SBR[15- 0] by issuing an RSI interrupt.
	ASU should not be set under UART mode. ASU capability is based on the message containing the BREAK and SYNC fields in the beginning.
	When ASU=1, the auto-sync update is performed on every receiving frame, and is updated frame by frame.
	When ASU is set to 1, LININTEN[SYNCMD] should also be set to 1.
MASU	Message Auto Sync Update Enable
	MASU is meaningful only if ASU=0. MASU=1 will enable the auto-sync update on the next received frame only. It is self-cleared when the sync update is completed. The software must set MASU again if another auto-sync operation is desired. When MASU is set to 1, LININTEN[SYNCMD] should also be set to 1.
SBK	If MASEN=1, Send Break (1: Send / 0: No send request) LINEN and MASEN should be set before setting SBK. When LINEN and MASEN are both 1, set SBK to send a bit sequence of 13+BL[2:0] consecutive dominant bits and 1 recessive bit (Break Delimiter). Once SBK is set, this bit represents the "Send Break" status and CANNOT be cleared by writing to "0"; instead, clearing LINEN cancels the "Send Break" action. In normal cases, SBK is cleared automatically when the transmission of Break Delimiter is completed.
BL[2:0]	Break Length Setting Break Length = 13 + BL[2:0]. Default BL[2:0] is 3'b000.

LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)

	7	6	5	4	3	2	1	0			
RD		LCNTR15-8]									
WR		LINTMR[15-8]									

LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF)

	7	6	5	4	3	2	1	0		
RD		LCNTR[7-0]								
WR		LINTMR[7-0]								

LCNTR[15-0] is read-only and is an internal 16-bit counter clocked by the baud rate clock. LINTMR[15-0] is writeonly and is the timer limit for LCNTR[15-0]. If MASEN=1 as LIN master mode, this timer is used to generate the Frame time base. The internal counter LCNTR[15-0] is cleared whenever a "SEND BREAK" command is executed, and when the counter reaches LINTMR [15-0] (LCNTR[15-0] >= LINTMR[15-0]), an LCNTRO interrupt is generated. Hence the software can write a Frame Time value into LINTMR and use interrupts to initiate frames. If MASEN=0 as LIN slave mode, this timer is used for determining the accumulated bus idle time. The internal counter is cleared whenever an RX transition occurs. When the internal counter reaches LINTMR[15-0],an LCNTRO interrupt is generated. The software can use this interrupt to enter sleep mode by writing the required bus idling time into LINTMR[15-0].

LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		SBR[15-8]								
WR				BR[1	15-8]					



LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		SBR[7:0]									
WR		BR[7-0]									
SI	SBR[15-0]The acquired Baud Rate under LIN protocol. This is read-only.SBR[15-0] is the acquired baud rate setting from the last received valid sync byte.SBR is meaningful only in LIN-Slave mode.										
BR[15-0] The Baud Rate Setting of EUART/LIN. This is write-only. BUAD RATE = SYSCLK /(BR[15-0]+1).											

When a slave receives a BREAK followed by a valid SYNC field, an RSI interrupt is generated and the acquired baud rate from the SYNC field is stored in SBR[15-0]. The acquired baud rate: BAUD RATE = SYSCLK/(SBR[15-0]+1). The software can just update this acquired value SBR[15-0] into BR[15-0] to achieve synchronization with the master. If Auto-Sync Update (ASU) register bit is enabled under LIN slave mode, LIN controller will automatically perform the update of BR[15-0] with SBR[15-0] and issue another ASUI interrupt when a valid SYNC field is received.

LININT (0xA095) LIN Interrupt Flag Register R/W (0x00)

	i é	Interrupt Fla	<u> </u>							
	7	6	5	4	3	2	1	0		
RD	RXST	BITERR	LSTAT	LIDLE	ASUI	SBKI	RSI	LCNTRO		
WR	LBKEN	BITERR	BECLRX	BECLRR	ASUI	SBKI	RSI	LCNTRO		
R	XST		eive Status					·		
		RXST is set by hardware when a START bit is detected. It is cleared when the								
			P condition is							
LI	BKEN			opback Test		ok mode wit	h ita TV autau	ut connected		
					ers into loopba mode, to prev			at connected		
				CFG bit must		ent the TX pi	rouput, inc			
LI	BKEN		back Enable							
	ITERR	•	rror Flag							
		BITE	BITERR is set by hardware when the received bit does not match with the							
					mismatch er	ror generates	an interrupt.	BITERR		
_			be cleared b							
В	ECLRX			ear Transmit I						
					liately disable			clears IX		
B	ECLRR				BITERR is so	et by hardwar	e.			
D			Bit Error Force Clear Receive Enable If BECLRX=1, hardware immediately disables current reception and clears RX state							
					RR is set by l					
L	STAT				e / 0: Domina		۷.			
				•	N bus (RX pir	· ·				
L	IDLE				idle and not t		ceiving the L	IN header or		
					. It is 1 when					
A	SUI				Interrupt (1: S	,				
					rate synchron					
			ing "1" to the b		h SBR[15-0] t	by naroware.	it must be cle	ared by		
S	BKI		•		pletion Interru	pt bit (1: Set /	0. Clear)			
U					ak completes.			na "1" to the		
		bit.					,	-g · · · · · · ·		
		If MA	ASEN=0, Rec	eive Break Co	ompletion Inte	rrupt bit				
							mpleted by a	rising edge of		
_	•		-		ed by writing "					
R	SI				rupt bit (1: Se		.			
					nc byte is rece	eived following	g a Break. It r	nust be		
1.4	CNTRO		ed by writing		bit (1: Set / 0:	Clear)				
					Dir (1. Ger / 0.	Ciedij.				



This flag is set when the LIN counter reaches 0xFFFF. It must be cleared by writing "1" to the bit.

LININTEN (C	0xA096) LIN	Interrupt Enable	Register R/W	/ (0x00)
-------------	-------------	-------------------------	---------------------	----------

	7	6	5	4	3	2	1	0			
RD	LINTEN	BERIE	SYNCMD	SYNCVD	ASUIE	SBKIE	RSIE	LCNTRIE			
WR	LINTEN	BERIE	SYNCMD	EUARTOPL	ASUIE	SBKIE	RSIE	LCNTRIE			
L	INTEN	LIN I	nterrupt Enat	ble (1: Enable	/ 0: Disable)			I			
ES	BERIE SYNCMD	Set t modi Bit E Sync SYN devia caus SYN the r MAS +/- 5 The corre 1. W 2. Th time: A. Bi B. Bi 3. Fo using auto LINE Sync	o enable all L ifying. rror Interrupt chronization M CMD=0 will o ations from th e an error of CMD=1 will a newly acquired U is 1. Althou 0%, it is recon new baud rate actly. And follo ithin +/- 50% ne incoming B reak length is reak length is reak length is or the applicat g the lowest v matically upd chronization V	IN interrupts. Enable (1: En lode Selection nly allow auto e current baue reception. utomatically s d baud rate. S ugh under this mmended to s e can be succ owing condition of the current reak Length s less than 32 less than 32 less than 253 ion with multi alue. Since at ated with a ne e lowest baud Yalid Status	LINT flags sh able / 0: Disa matic synchro d rate setting. Synchronize al SYNCMD shot setting, the to set the LINBR essfully synch ons must be m baud rate set satisfies the fo current baud rates satisfies the fo current baud rates, s fter each LIN f ewly synchron rate again if a	ble) bnization of th A larger than and update the uld be set to 1 blerant range [15-0] as close fronized and net at the sam tting. blowing two c rate bit times clock oftware shou transaction, L ized value, so a new baud ra	he baud rate v h +/- 6% devia e baud rate reg l when either of deviation c se as the targe frames are re he time. onditions at the ld set the LIN INBR[15-0] is oftware needs ate is used.	vithin +/- 6% tion may gister with ASU or an be up to et baud rate. ceived ne same BR[15-0] to reset			
F	UARTOPL	auto	SYNCVD is updated by the hardware when SYNCMD=1. SYNCVD is set to 1 if the auto-synchronization is successful. EUART/LIN output polarity								
L		EUA	RTOPL=1 wil	I reverse the							
	ASUIE SBKIE	Auto If MA	Auto-Sync Update Interrupt Enable (1: Enable / 0: Disable) If MASEN=1, Send Break Completion Interrupt Enable. If MASEN=0, Receive Break Completion Interrupt Enable.								
	RSIE .CNTRIE	Rece	eive Sync Cor	npletion Intern flow Interrupt	rupt Enable (1	: Enable / 0:	Disable)				

LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00)


	7	6	5	4	3	2	1	0	
RD	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN	
WR	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN	
	XDTO[0] NRXFEN	Com LIN F LINF cond LINF cond	bine with RXI Break State E XFEN=1 con litions. XFEN=0 disa litions). Softw	ables this auto are must take	(DTOL to form) dominant fau tomatic BRE/ omatic exit (do care of the L	ult occurs. AK state exit u bes not affect	under RXD do other break e		
	XDDEN XDD_F	RXD	RXD Dominant Fault Interrupt Enable RXD Dominant Fault Interrupt Flag RXDD_F is set to 1 by hardware and must be cleared by software.						
	XDDEN XDD_F	TXD	Dominant Fa	ult Interrupt E ult Interrupt F	nable	e cleared by s	onware.		



T.	XTOWKE		D_F is set to Dominant Tir			be cleared by s	oftware.	
	XTOWKE		Dominant Tir					
тхрто	L (0xA0B1) L	N TXD Domi	inant Timeou	t LOW Regis	ters R/W (0	x00)		
	7	6	5	4	3	2	1	0
RD				TXDT	0[7:0]			
WR				TXDT				
	⊥ H (0xA0B2) L		inant Timeou)v00)		
	7	6	5	4	3	2	1	0
RD		-	-	TXDT	D[15:8]			
WR				TXDT				
T	XDTO	TXD	Dominant Tir			CCLK		
RXDTO	L (0xA0B3) L	IN RXD Dom	inant Timeou	ut LOW Regis	sters R/W (0)x00)		
	7	6	5	4	3	2	1	0
RD				RXDT	O[8-1]			
WR				RXDT	O[8:1]			
RXDTO	H (0xA0B4) L	IN RXD Dom	inant Timeou	ut HIGH Regi	sters R/W (0x00)		
	7	6	5	4	3	2	1	0
RD				RXDT	D[16-9]			
WR				RXDT	D[16-9]			
R	XDTO	RXD	Dominant Tir	meout (RXDT	O[16-0] +1)	* IOSCCLK		
BSDCL	RL (0xA0B5)	Bus Stuck D	ominant Clea	ar Width Low	/ Registers	R/W (0x00)		
	7	6	5	4	3	2	1	0
RD				BSDCI	_R[7-0]			
WR				BSDCI	_R[7-0]			
BSDCL	RH (0xA0B6)	Bus Stuck D	ominant Cle	ar Width Hig	h Registers	s R/W (0x00)		
	7	6	5	4	3	2	1	0
RD				BSDCL	R[15-8]			
WR				BSDCL	R[15-8]			
B	SDCLR	Bus	Stuck Domina	ant Clear Time	e (BSDCLR[15-0] +1) * SO	SC32KHz	
BSDAC	T (0xA0B8) B	us Stuck Do		e Width Reg	isters R/W	· /	_	
	7	6	5	4	3	2	1	0
RD				BSDAC				
WR			<u> </u>		CT[7:0]		00001/11	
	SDACT					[7-0] +1) * SO		
BSDWK	7	6	5	t wakeup Co	3	Register R/W	/ (UXUU) 1	0
RD	BSDWF	BFWF	BSDWEN	4 BFWEN	3		_T[3-0]	U
WR	BSDWF	BFWF	BSDWEN	BFWEN				
	KFLT[3-0]		Wakeup time				_T[3-0]	
	FWEN		Wakeup/Interr		, 00000			
В	FWF		Wakeup Interr					
B	SDWEN		/F is set to 1 b Bus Stuck Wa	•		cleared by sof	iware.	
_	• • • • • •			•		cleared by sof	tware.	
B	SDWEN	LIN I	Bus Stuck Wa	akeup Interrup	t Enable			



BSDWF







10. Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an enhanced synchronous serial hardware, which is compatible with Motorola's SPI specifications. The SPI Controller includes 4-bytes FIFO for both transmit and receive. SPI Interface uses Master-Out-Slave-In (MOSI), Master-In-Slave-Out (MISO), Serial Clock (SCK), and Slave Select (SSN). SSN is low active and only meaningful in slave mode.

	7	6	5	4	3	2	1	0			
RD	SPIE	SPEN	MSTR	CPOL	CPHA	SCKE	SICKFLT	SSNFLT			
WR	SPIE	SPEN	MSTR	CPOL	CPHA	SCKE	SICKFLT	SSNFLT			
SF	PIE	SPI i	nterface Inter	rupt Enable b	oit						
	PEN		nterface Enat								
	STR				oit is set for M						
CI	POL		nterface Pola ace is idling a		configure the eep it LOW.	e SCK to stay	HIGH while	the SPI			
CI	PHA							rising edge of			
								POL=1, set to			
				t the falling e	dge of SCK a	nd clear to sh	ift output dat	a at the rising			
		•	of SCK.								
S	CKE		k Selection bi								
			Set to delay 0.5 periods of SCK to sample the input data.								
Clear to use the normal edge of SCK to sample the input data. The sampling phase is determined by the combinations of CPOL and CPHA settings											
			sampling phat n in the follov		ned by the col	mbinations of	CPOL and C	PHA settings			
					DATAIN	Edge		DATAOUT			
		СР	OL CPHA	Slave	Mast SCKE		aster, KE=1	Edge			
		() 0	Rising edg	ge Rising e	edge Falli	ng edge F	alling edge			
		() 1	Falling ed	ge Falling	edge Risir	ng edge 🛛 F	Rising edge			
			1 0 Falling edge Falling edge Rising edge Rising edge								
			l 1	Rising ede	ge Rising e	edge Falli	ng edge 🛛 F	alling edge			
SS	SNFLT	Enab	ole noise filter	function on s	ignal SSN						
SI	CKFLT	Enat	ole noise filter	function on s	ignals SDI an	d SCK					
PIMR ((0xA2) SPI M	ode Control I	Register R/W	(0x00)							
	7	6	F	4	2	2	4	•			

SPICR (0xA1) SPI Configuration Register R/W (0b001000xx)

	(UXA2) SPI MO 7	6			3	2	1	0		
	1	0	5	4	3	2	1	U		
RD	ICNT1	ICNT0	FCLR	-	SPR[2]	SPR[1]	SPR[0]	DIR		
WR	ICNT1	ICNT0	FCLR	-	SPR[2]	SPR[1]	SPR[0]	DIR		
IC	CNT1, ICNT0	This 00 –1 01 –1 10 –1	FIFO Byte Count Threshold This sets the FIFO threshold for generating SPI interrupts. 00 –the interrupt is generated after 1 byte is sent or received; 01 –the interrupt is generated after 2 bytes are sent or received; 10 –the interrupt is generated after 3 bytes are sent or received; 11 –the interrupt is generated after 4 bytes are sent or received.							
F	CLR	FIFC	Clear/Reset	0						
Set to clear and reset transmit and receive FIFO. SPR[2-0] SPI Clock Rate Setting. This is used to control the SCK clock rate of the SPI interface. 000 -SCK = SYSCLK/4; 001 - SCK = SYSCLK/6; 010 - SCK = SYSCLK/8; 011 - SCK = SYSCLK/16; 100 - SCK = SYSCLK/2; 101 - SCK = SYSCLK/32; 101 - SCK = SYSCLK/64;							9 SPI			



110 - SCK = SYSCLK/128;

111 – SCK = SYSCLK/256.

The recommend maximum SPI Slave clock rate shall be less than SYSCLK/8. Transfer Format

DIR

Set DIR=1 to use MSB-first format.

Set DIR=0 to use LSB-first format.

SPIST (0xA3) SPI Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	SSPIF	ROVR	TOVR	TUDR	RFULL	REMPT	TFULL	TEMPT		
WR	SSPIF	ROVR	TOVR	TUDR	-	-	-	-		
	SPIF OVR	Clea Rece	SPI Interrupt Flag bit. Set by hardware to indicate the completion of data transfer. Clear by assigning this bit to 0 or disabling SPI. Receive FIFO-overrun Error Flag bit. When Receiver FIFO Full Status occurs and SPI receives new data, ROVR is set and generates an interrupt. Clear by assigning							
T	OVR	Tran new	this bit to 0 or disabling SPI. Transmit FIFO-overrun Error Flag bit. When Transfers FIFO Full Status occurs and new data is written, TOVR is set and generates an interrupt. Clear by assigning this bit to 0 or disabling SPI.							
ΤI	UDR	data	Transmit Under-run Error Flag bit. When the Transfer of FIFO Empty Status and new data transmission occur, TUDR is set and generates an interrupt. Clear by writing 0 to this bit or disabling SPI.							
R TI	FULL EMPT FULL EMPT	Receive FIFO Full Status bit. Set when receiver FIFO is full. Read-only. Receive FIFO Empty Status bit. Set when receiver FIFO is empty. Read-only. Transmitter FIFO Full Status bit. Set when transfer FIFO is full. Read-only. Transmitter FIFO Empty Status bit. Set when transfer FIFO is empty. Read-only.								

SPIDATA (0xA4) SPI Data Register R/W (0xXX)

	7	6	5	4	3	2	1	0	
RD		SPI Receive Data Register							
WR		SPI Transmit Data Register							

10.1 SPI Master Timing Illustration

10.1.1CPOL=0, CPHA=0





Figure 10-1 SPI Master Timing with CPOL=0, CPHA=0




10.1.2CPOL=0, CPHA=1





10.1.3CPOL=1, CPHA=0





10.1.4CPOL=1, CPHA=1




Figure 10-4 SPI Master Timing with CPOL=1. CPHA=1



10.2 SPI Slave Timing Illustration

10.2.1CPOL=0, CPHA=0




Figure 10-5 SPI Slave Timing with CPOL=0, CPHA=0

SPI MODE TIMING (SLAVE MODE) SPEN SCS SCK(CPOL=0, CPHA=1) MOSI bit7 bit0 MISO bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 SSPIF

10.2.2CPOL=0, CPHA=1

Figure 10-6 SPI Slave Timing with CPOL=0, CPHA=1



10.2.3CPOL=1, CPHA=0




Figure 10-7 SPI Slave Timing with CPOL=1. CPHA=0






Figure 10-8 SPI Slave Timing with CPOK=1, CPHA=1



11. Timer with Compare/Capture and Quadrature Encoder

The Timer/Capture unit is based on a 16-bit counter with pre-scalable SYSCLK as a counting clock. The count starts from 0 and reloads when reaching TC (terminal count). TC is met when the count equals the period value. Along the counting, the count value is compared with COMP and when they match, a CC condition is met. Note that both PERIOD and COMP registers are double-buffered, and therefore any new value is updated after the current period ends. TC and CC can be used for triggering an interrupt, and also routed to GPIO. The output pulse width of TC and CC is programmable. For CC, it can also be configured as a PWM output. There are two data registers for capturing events. The capture event can be from external signals like GPIO (XCAPT) with an edge selection option, from QE block, or triggered by software. The software can also decide whether to reset the counter or not. This option gives a simpler calculation of consecutive capture evens without any offset. The following block diagram shows the TCC implementations.




Figure 11-1 TCC implementations diagram

TCCFG1 (0xA05)) TCC Configuration	on Register 1 R/W (0x00)
---------------	----------------------	--------------------------

	7	6	5	4	3	2	1	0
RD	TCEN		TCCS[2-0]		CCSEL[1-0]		TCSEL	RUNST
WR	TCEN		TCCS[2-0]		CCSE	EL[1-0]	TCSEL	RUN
	CEN CCS[2-0]	TC = 0. TC TC = coun	Enable 0 disables T C and CC are 1 enables T ter is in pause Clock Scaling SYSCLI SYSCLI SYSCLI SYSCLI	also set to lo C. RUN bit als e mode if RU K K/2 K/4 K/8 K/16	so needs to se			
	CSEL[1-0] CSEL	110 111 CC C 00 01 10 >= C 11	SYSCL SYSCL Dutput Pulse S PW = 1 PW = 6 PWM W :MP)	K/64 K/128 Select 6 TCCLK 4 TCCLK /aveform (CC oggle wavefo	= low when T rm (CC toggle		-	when TCCNT






Figure 11-2 TCC timing diagram

RUNST

RUN

Run Status

Set by hardware to indicate running TC counter. RUNST=1 indicates running. Run or Pause TC Counter

Writing "0" to RUN will pause the TC counting.

Writing "1" to RUN will resume the TC counting.

TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	IDXST	PHAST	PHBST	TCPOL	CCPOL	TCF	CCF
WR	RSTTC	-	-	-	TCPOL	CCPOL	TCF	CCF
ID PI T(C	STTC DXST HAST HBST CPOL CPOL CF	Writi is cle must Inde: PHA PHB TC c CC c Term TCF	eared, the TC be set by sol c Input real-tim input real-tim input real-tim utput polarity putput polarity ninal Count In	counter is pu ftware. ne status le status le status terrupt Flag	e TC counter a t in STOP mo	de. To resum	e counting, th	e RUN bit
C	CF	Compare Match Interrupt Flag CCF is set to "1" by hardware when a compare match occurs. CCF must be cleared by writing "0".						

TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	-	-		
WR	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	SWCPTR	SWCPTF		
IE	IENTC TC Interrupt Enable									
IE	NCC	CC I	nterrupt Enab	le						
Q	QECEN QE Capture Enable									
	QECEN=1 uses QE output event as a capture event.									
		1						70 (100		



CPTCLR	Enable Clear Counter after Capture If CPTCLR=1, the TCCNT is cleared to 0 after each capture event. This allows continuous capture value with the identical initial value. If CPTCLR=0, the capture event does not affect the TCCNT counting.
XCREN	External Rising Edge Capture Enable
	XCREN=1 uses external input rising edge as a capture event.
XCFEN	External Falling Edge Capture Enable
	XCFEN=1 uses external input falling edge as a capture event.
SWCPTR	Software Capture R
	Writing "1" to SWCPTR will generate a capture event and capture the count value into TCCPTR register. This bit is cleared by hardware.
SWCPTF	Software Capture F
	Writing "1" to SWCPTF will generate a capture event and capture the count value into TCCPTF register. This bit is cleared by hardware.

Please note: All capture sources are not mutually exclusive, i.e., several capture sources can coexist.

TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		TCCNT[7-0]							
WR		TCPRD[7-0]							

TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCNT[15-8]								
WR		TCPRD[15-8]								

Note: Writing of PERIOD register must be done high byte first, then low byte. The writing takes effect at low byte writing. When reading the TCPRD register, it returns the current count value TCCNT[15-0].

TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TCCMP[7-0]							
WR		TCCMP[7-0]						

TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		TCCMP[15-8]							
WR		TCCMP[15-8]							

Note: Writing of COMPARE register must be done high byte first, then low byte. The writing takes effect at low byte writing.

TCCPTRL (0xA060) TC Capture Register R Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCPTR[7-0]								
WR		-								

TCCPTRH (0xA061) TC Capture Register R High RO (0x00)

	7	6	5	4	3	2	1	0	
RD	TCCPTR[15-8]								
WR		-							



TCCPTFL (0xA062) TC Capture Register F Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD	TCCPTF[7-0]									
WR		-								

TCCPTFH (0xA063) TC Capture Register F High RO (0x00)

	7	6	5	4	3	2	1	0	
RD	TCCPTF[15-8]								
WR	-								

The quadrature encoder is clocked by a scaled SYSCLK, and has three external inputs through GPIO multifunctions. The three inputs include two signals of 90 degrees phase difference, PHA and PHB, and an index indicating the terminal of the encoder. QE can function as an independent function block and also can be configured to couple with TCC and use TCC to calculate the speed information of the encoder. Using TCC to capture the TCC count value via the Index input of QE or terminal count of QE, the speed of QE input can be calculated. The QE unit implementation is shown in the following block diagram.




Figure 11-3 QE implementation diagram

QECNT is a 16-bit UP/DOWN counter with a configurable counting range; the range is specified by MAXCNT. The counter reset/reload can be triggered externally through the INDEX input.

QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	QEMODE[1-0]		QECS[1-0]		SWAP	DBCS[2-0]		
WR	QEMODE[1-0] QECS[²		S[1-0]	SWAP		DBCS[2-0]		

QEMODE[1-0]	QE Mode
	00 – Disable QE
	01 – 1X mode
	10 – 2X mode
	11 – 4X mode






Figure 11-4 Timing diagram of PHA/PHB with X1/X2/X4 modes

QECS[1-0]	QE Cloc	k Scaling
	00	SYSCLK/4
	01	SYSCLK/16
	10	SYSCLK/64
	11	SYSCLK/256
SWAP	Swap PH	IA and PHB
DBCS[2-0]	De-Boun	ice Clock Scaling
	000	Disable de-bounce
	001	SYSCLK/2
	010	SYSCLK/4
	011	SYSCLK/8
	100	SYSCLK/16
	101	SYSCLK/64
	110	SYSCLK/128
	111 SY1	SCLK/256
	De-boun	ce time is three DBCS period.

QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	DIR	ERRF	RLDM[1-0]		TCF	IDXF	DIRF	CNTF		
WR	-	ERRF	RLDN	/[1-0]	TCF	IDXF	DIRF	CNTF		
DIR Direction Status Indicate UP/DOWN direction ERRF Phase Error Flag ERRF is set to 1 by hardware if PHA and PHB change value at the same tim								e time.		
R	LDM[1-0]	ERRF must be cleared by software. QE Counter Reload Mode RLDM[1-0] = 00 No Reload, QECNT will count up/down between 0x0000 or 0xFFFF RLDM[1-0] = 01 Reload using Index event. Reload QECNT=0, when Index==1 && UP Reload QECNT=QEMAX, when Index==1 && DOWN RLDM[1-0] = 10 Reload using TC event. Reload QECNT=0, when QECNT==QEMAX && UP Reload QECNT=0, when QECNT==0 && DOWN RLDM[1-0] = 11 Reload using both Index and TC events								
T	CF	TC E TCF	vent Interrupt	t Flag Iware when a	and reload wh TC event inte			eeds to be		
IC	DXF	Index Event Interrupt Flag IDXF is set by hardware when an Index event interrupt has occurred. IDXF needs to be cleared by writing "0".								
D	IRF	Direction Change Event Interrupt Flag DIRF is set by hardware when a Direction change event interrupt has occurred. DIRF needs to be cleared by writing "0".								
С	NTF		nt Change Eve		•					



CNTF is set by hardware when a QE count change event interrupt has occurred. CNTF needs to be cleared by writing "0".

	1 /	U			/					
	7	6	5	4	3	2	1	0		
RD	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXM	/[1-0]		
WR	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXM	IDXM[1-0]		
IE	NTC	ITC Interrupt Enable for TC TC condition for QE is defined as the following conditions 1. QECNT=QEMAX when UP 2. QECNT=0 when down								
IE	IENIDXInterrupt Enable for Index eventIENDIRInterrupt Enable for Direction ChangeIENCNTInterrupt Enable for any QECNT changeIDXENIndex Input EnableIDXEN=0 gates out the external INDEX input and is gated to 0.									
IDXEN=1 allows external INDEX.IDXM[1-0]Index Match Selection, this is applicable only for X2 and X4 modes. $00 = up$ phase $00 \rightarrow 10$ down phase $10 \rightarrow 00$ $01 = up$ phase $10 \rightarrow 11$ down phase $11 \rightarrow 10$ $10 = up$ phase $01 \rightarrow 00$ down phase $00 \rightarrow 01$ $11 = up$ phase $11 \rightarrow 01$ down phase $01 \rightarrow 11$										

QECNTL (0xA074) QE Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QECNT[7-0]								
WR		QECNTINI[7-0]							

QECNTH (0xA075) QE Counter High R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	QECNT[15-8]									
WR		QECNTINI[15-8]								

Reading QECNT will return the current QE counter value. Writing QECNT will set the current count value. Writing QECNT is allowed only when QE is in disabled state.

QEMAXL (0xA076) QE Maximum Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMAX[7-0]								
WR		QEMAX[7-0]							

QEMAXH (0xA077) QE Maximum Counter High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		QEMAX[15-8]							
WR				QEMA	X[15-8]				

QEMAX holds the maximum count of the QE counter. When QEMAX is reached, a TC event is triggered and QE counter is reloaded.

12. PWM Controller

PWM controller provides programmable 6 channels 12/10/8 bit PWM center-aligned duty cycle outputs. The counting clock of PWM is programmable and the base frequency of the PWM is just the counting clock divided by 8192/2048/512 for 12/10/8 bit configurations due to center-alignment counting. PWM outputs are multiplexed with GPIO ports.

			_						
	7	6	5	4	3	2	1	0	
RD	PWMEN	MODI	Ξ[1-0]	CS[4-0]					
WR	PWMEN	MODI	Ξ[1-0]			CS[4-0]			
	WMEN ODE[1-0]	PWN force PWN PWN 00 = 01 =	ed to 0.	the counter, normal runn		M state and a of PWM contr		outs are	
C	S[4-0]	11 = PWN The (PW) (PW)	Reserved / Counting Cloc counting cloc M_Clock = (c M_Clock = (c	k is (SYSCLK ounting clock ounting clock	/ 2048) for 10	1)). 2-bit configura 2-bit configura it configuratio	tion)		

PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00)

PWMCFG2 (0xA081) PWM Interrupt Enable and Flag R1egister R/W (0x08)

	. ,								
	7	6	5	4	3	2	1	0	
RD	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF	
WR	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF	
C	TRGEN TRGEN INTEN	Cent Zero	Zero ADC Trigger Enable Center ADC Trigger Enable Zero Interrupt Enable ZINTEN=1 allows PWM Controller to generate interrupt when counter is 0.						
C	NTEN	Center Interrupt Enable CINTEN=1 allows PWM Controller to generate interrupt when counter is at the mid value.							
S	YNCEN		-		duty to be upd update imme	•	•		
ZI	INTF	Zero ZINT	SYNCEN=0, duty double buffer update immediately at next PWM start. Zero Interrupt Flag ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software.						
С	INTF	Cent CINT	er Interrupt F	lag by hardware t	o indicate a C	enter interrup	ot has occurre	d. CINTF	

PWMCFG3 (0xA082) PWM Configuration 3 Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PRSEN	SYNC	POL[5-0]						
WR	PRSEN	SYNC	POL[5-0]						
	RSEN YNC	PRS can l insta rema	EN=1 will ena	e way to redu y cycle will be	able random sequ ce EMI for ou affected cycl	tput. When P	RSEN=1, the		

POL[5-0]



Writing SYNC=1 will cause the loading of duty register on the next PWM count=0 event (ZINTF = 1). The purpose of this is to synchronize the timing of all the PWM channels. SYNC is cleared by hardware after reloading is completed. Reading SYNC by software can tell whether reload has been in effect or not. Channel Polarity Control

POL[J] = 0 for normal polarity and POL[J]=1 for reverse polarity.

There are 6 PWMxDTY registers to define the duty cycle of each PWM channel. If PWMxDTY = 0, the output is 0. If PWMxDTY = maximum value, the output duty cycle is maximum to (period – 1)/period. PWMxDTY is always double-buffered and is loaded to duty cycle comparator when the SYNC bit is set and the current counting cycle is completed. For 8-bit, only the PWMxDTY[7-0] is used; for 10-bit, PWMxDTY[9-0] is used; for 12-bit, PWMxDTY[11-0] is used. If PWMEN=0 (PWM is disabled), then writing to PWMxDTY register is immediately valid.

PWM0DTYL (0xA084) PWM0 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PWM0DTY[7-0]							
WR				PWM0E	DTY[7-0]				

PWM0DTYH (0xA085) PWM0 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD		-	-	-		PWM0D	TY[11-8]	
WR	-	-	-	-	PWM0DTY[11-8]			

PWM1DTYL (0xA086) PWM1 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM1D	DTY[7-0]			
WR				PWM1D	DTY[7-0]			

PWM1DTYH (0xA087) PWM1 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM1DTY[11-8]			
WR	-	-	-	-	PWM1DTY[11-8]			

PWM2DTYL (0xA088) PWM2 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PWM2DTY[7-0]							
WR				PWM2D)TY[7-0]				

PWM2DTYH (0xA089) PWM2 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM2D	TY[11-8]	
WR	-	-	-	-		PWM2D	TY[11-8]	

PWM3DTYL (0xA08A) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PWM3DTY[7-0]							
WR				PWM3E	DTY[7-0]				

PWM3DTYH (0xA08B) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM3D	TY[11-8]	
WR	-	-	-	-		PWM3D	TY[11-8]	



PWM4DTYL (0xA08C) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM4D	DTY[7-0]			
WR				PWM4D	DTY[7-0]			

PWM4DTYH (0xA08D) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM4D	TY[11-8]	
WR	-	-	-	-		PWM4D	TY[11-8]	

PWM5DTYL (0xA08E) PWM5 Duty Register LR/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM5E	DTY[7-0]			
WR				PWM5D	DTY[7-0]			

PWM5DTYH (0xA08F) PWM5 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM5D	TY[11-8]	
WR	-	-	-	-		PWM5D	TY[11-8]	



13. <u>PWM8 Controller</u>

PWM8 is an 8-bit PWM generator with 16 channel outputs. The main purpose of PWM8 is for controlling LED lighting. The even channel outputs are left adjusted and odd channel outputs are right adjusted. The duty registers are double-buffered and the new values are updated at the start of the new PWM cycle. It is also possible to synchronize the update of all the channels through SYNC control.

PWM8CF (0xA04C) PWM8 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	PWM8EN	MODE	-	SYNCEN	-	-	TINTE	ZINTE
WR	PWM8EN	MODE	-	SYNCEN	-	-	TINTE	ZINTE
M	WM8EN IODE YNCEN	PWN force PWN PWN MOE MOE SYN	ed to 0 after fin //8EN=1 allow // Mode Select DE=0, select f DE=1, select f CEN=1, allow	s the counter nishing the cu vs normal run t ull off. ull on. v all channel c	rrent PWM cy ning operation duties to be up	vcle. n of PWM con odated by writ	all channel c troller. ting SYNC=1. next PWM sta	

PWM8CS (0xA04D) PWM8 Clock Scaling Setting Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				CS[7-0]			
WR				CS[7-0]			

PWM8INT (0xA04E) PWM8 SYNC and Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	SYNC	-	-	-	-	-	TINTF	ZINTF
WR	SYNC	-	-	-	-	-	TINTF	ZINTF
	410							

SYNC	Synchronize Opdate Duty
	Writing SYNC=1 will trigger a synchronized update of PWM duty for the next PWM
	cycle. SYNC is self-cleared when the update is completed.
TINTF	Trigger Interrupt Flag
	TINTF is set to 1 by hardware to indicate a Trigger interrupt has occurred. TINTF must be cleared by software.
ZINTF	Zero Interrupt Flag
	ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software.

PWM8TRG (0xA04F) PWM Trigger Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWMT	RG[7-0]			
WR				PWMT	RG[7-0]			
P\	NMTRG	Triac	er pointer se	ttina				

Always uses left aligned.

PWMDTY0 (0xA0A0) PWM Channel 0 Duty Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWMD	FY0[7-0]			
WR				PWMD	FY0[7-0]			



PWMDT	[Y1 (0xA0A1)	PWM Chanr	nel 1 Duty Re	gister R/W ((0x00)			
	7	6	5	4	3	2	1	0
RD			•	PWMD	TY1[7-0]	1		
WR				PWMD	FY1[7-0]			
PWMDT	「Y2 (0xA0A2)	PWM Chanr	nel 2 Duty Re	gister R/W (()x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	FY2[7-0]			
WR				PWMD	FY2[7-0]			
PWMDT	TY3 (0xA0A3)	PWM Chanr	nel 3 Duty Re	gister R/W (()x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	FY3[7-0]			
WR				PWMD	FY3[7-0]			
PWMDT	TY4 (0xA0A4)	PWM Chanr	nel 4 Duty Re	gister R/W (()x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	FY4[7-0]			
WR				PWMD	FY4[7-0]			
PWMDT	TY5 (0xA0A5)	PWM Chanr	nel 5 Duty Re	gister R/W (0)x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY5[7-0]			
WR				PWMD	TY5[7-0]			
PWMDT	TY6 (0xA06) F	WM Channe	el 6 Duty Regi	ister R/W (0x	:00)			
	7	6	5	4	3	2	1	0
RD				PWMD	FY6[7-0]			
WR				PWMD	FY6[7-0]			
PWMDT	「Y7 (0xA0A7)	PWM Chanr	nel 7 Duty Re	gister R/W (()x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY7[7-0]			
WR				PWMD	TY7[7-0]			
PWMDT	Y8 (0xA0A8)	PWM Chanr	nel 8 Duty Re	gister R/W (()x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	FY8[7-0]			
WR				PWMD	ГҮ8[7-0]			
PWMDT	TY9 (0xA0A9)	PWM Chanr	nel 9 Duty Re	gister R/W (()x00)		-	
	7	6	5	4	3	2	1	0
RD				PWMD	FY9[7-0]			
WR				PWMD	TY9[7-0]			
PWMDT	Y10 (0xA0A	A) PWM Cha	nnel 10 Duty	Register R/V	V (0x00)	1		
	7	6	5	4	3	2	1	0
RD				PWMDT	Y10[7-0]			
WR				PWMDT	Y10[7-0]			



	7	6	5	4	3	2	1	0					
RD				PWMDT	/11[7-0]								
WR				PWMDT	(11[7-0]								
WMDT	Y12 (0xA0AC) PWM Cha	nnel 12 Duty	/ Register R/W	(0x00)								
	7	6	5	4	3	2	1	0					
RD				PWMDT	(12[7-0]								
WR		PWMDTY12[7-0]											
WMDT	Y13 (0xA0AD	(0xA0AD) PWM Channel 13 Duty Register R/W (0x00)											
	7	6	5	4	3	2	1	0					
RD		PWMDTY13[7-0]											
WR				PWMDT	(13[7-0]								
WMDT	'Y14 (0xA0AE) PWM Cha	nnel 14 Duty	Register R/W	(0x00)								
	7	6	5	4	3	2	1	0					
RD				PWMDT	(14[7-0]								
WR				PWMDT	(14[7-0]								
WMDT	Y15 (0xA0AF) PWM Cha	nnel 15 Duty	Register R/W	(0x00)								
	7	6	5	4	3	2	1	0					
RD	PWMDTY15[7-0]												
WR				PWMDT									



14. Buzzer and Melody Controller

The buzzer and melody controller can be used to generate a simple buzzer sound or single-tone melody. It contains a two-note Ping-Pong buffer, each with programmable tone frequency, and a duration/pause timer. The tone frequency is derived from SYSCLK divided by either 32 or 64, and the tone frequency is generated with a resolution of 12-bit to support precision tone generation with a wide octave span. The duration/pause timers can be programmed in 1ms/2ms/4ms/8ms steps. The two notes can be played sequentially once, or can be played in Ping-Pong styles for melody. A POW (Power on Width) timer is also included with the same time steps. POW timer can be used to generate external power control of the buzzer element. POW timer is started when either note A or B is started.




Figure 14-1 Buzzer and Melody output timing diagram

NTAFRQL (0xA040) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		NTAFRQ[7-0]							
WR				NTAFF	RQ[7-0]				

NTAFRQH (0xA041) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	-		-		NTAFRQ[11-8]				
WR	-		-		NTAFRQ[11-8]				

Tone frequency is SYSCLK / (32 or 64) / (NTAFRQ[11-0]+1).

NTADUR (0xA042) Note A Duration Register R/W (0x00)

	7 6 5 4 3 2 1							0	
RD		NTADUR[7-0]							
WR				NTADU	JR[7-0]				

Tone duration is TU * NTADUR[7-0]

NTAPAU (0xA043) Note A Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTAPAU[7-0]								
WR		NTAPAU[7-0]								

Tone pause is TU * NTAPAU[7-0]

NTBFRQL (0xA044) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		NTBFRQ[7-0]							
WR		NTBFRQ[7-0]							

NTBFRQH (0xA045) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		-		-	NTBFRQ[11-8]				
WR		-		-	NTBFRQ[11-8]				

NTBDUR (0xA046) Note B Duration Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		NTBDUR[7-0]							
WR				NTBDL	JR[7-0]				

NTBPAU (0xA047) Note B Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTBPAU[7-0]								
WR		NTBPAU[7-0]								

NTPOW (0xA049) Note Power On Window Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTPOW [7-0]								
WR		NTPOW [7-0]								

NTPOW defines a timer after either STARTA or STARTB. It uses the same time unit as duration and pause. When the timer expires, it generates an interrupt by setting INTFP bit.

NTTU (0xA04A) Note Time Unit Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TU[1-0]	-	TBASE	-	-	INTEPOW	INTFP
WR	TU[1-0]		-	TBASE	-	-	INTEPOW	INTFP
Τl	TU[1-0] Time		Unit	· · · · · · · · · · · · · · · · · · ·				

TU[1-0] defines the time unit for duration and pause, and POW timer. This is derived from SOSC32KHz and is not dependent on tone frequency setting. The tone unit is as follows.

	00 = 1msec
	01 = 2msec
	10 = 4msec
	11 = 8msec
TBASE	Tone Base Frequency Select
	TBASE=0 uses SYSCLK/32 as base
	TBASE=1 uses SYSCLK/64 as base
INTEPOW	POW Timer Interrupt Enable
INTFP	POW Interrupt Flag
	· · · · · · · · · · · · · · · · · · ·

INTFP is set by hardware when POW timer expires. It must be cleared by software.

BZCFG (0xA048) Buzzer Configure Register R/W (0x00)

7	6	5	4	3	2	1	0
BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	BUSYB	BUSYA
BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	STARTB	STARTA
zen Zpol	BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. OL BZOUT Polarity Setting BZPOL=1 for BZOUT inverted						
INTENB Note B End Interrupt Enable							
	BZEN ZEN ZPOL	BZEN BZPOL BZEN BZPOL ZEN BZEI BZEI BZEI BZEI BZEI BZPOL BZPOL BZPO	BZENBZPOLINTENBBZENBZPOLINTENBZENBuzzer Control En BZEN=1 enables to BZEN=0 disablesZPOLBZOUT Polarity S BZPOL=1 for BZC BZPOL=0 for norm	BZEN BZPOL INTENB INTENA BZEN BZPOL INTENB INTENA ZEN Buzzer Control Enable BZEN=1 enables the buzzer co BZEN=0 disables the buzzer co BZEN=0 disables the buzzer co ZPOL BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity	BZEN BZPOL INTENB INTENA INTFB BZEN BZPOL INTENB INTENA INTFB ZEN Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. BZEN=0 disables the buzzer controller. ZPOL BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity	BZEN BZPOL INTENB INTENA INTFB INTFA BZEN BZPOL INTENB INTENA INTFB INTFA ZEN Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. ZPOL BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity BZPOL=0 for normal polarity	BZEN BZPOL INTENB INTENA INTFB INTFA BUSYB BZEN BZPOL INTENB INTENA INTFB INTFA STARTB ZEN Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity BUSYB



	INTENB=1 enables the note B end interrupt. The interrupt is triggered when note B playing is completed.
INTENA	Note A End Interrupt Enable
	INTENA =1 enables the note A end interrupt. The interrupt is triggered when note A
	playing is completed.
INTFB	Note B End Interrupt Flag
	INTFB is set to 1 by hardware if INTENB=1 and Note B playing completes. INTFB needs to be cleared by writing 0.
INTFA	Note A End Interrupt Flag
	INTFA is set to 1 by hardware if INTENA=1 and Note A playing completes. INTFA needs to be cleared by writing 0.
STARTB	Note B Start Command
	Writing STARTB=1 initiates a session output on the buzzer. Writing 0 to STARTB has no effect.
	STARTB is self-cleared when the note is completed.
STARTA	Note A Start Command
017.0017	Writing STARTA=1 initiates a session output on the buzzer. Writing 0 to STARTA has no effect.
	STARTA is self-cleared when the note is completed.
*** Note if STARTA and	STARTB are set to 1 at the same time, then Note A is played first followed by Note
	B. Software can do this for a simple two-notes melody.
BUSYB	Note B is playing busy Status
	BUSYB is set to 1 by hardware when the output is active playing note B.
BUSYA	Note A is playing busy Status
	BUSYA is set to 1 by hardware when the output is active playing note A.



15. Core Regulator and Low Voltage Detection

An on-chip serial regulator converts VDD into VDDC for internal circuit supply voltage. Typical value for VDDC is 1.5V at normal mode. In sleep mode, a backup regulator with typical value of 1.42V supplies VDDC. The VDDC can be trimmed and the calibrated trim value for 1.5V is stored in IFB by the manufacturer.

REGTRM (0xA000) Regulator Trim Register R/W (0x80) TB protected

	7	6	5	4	3	2	1	0				
RD		REGTRM[7-0]										
WR				REGTE	RM[7-0]							

15.1 Supply Low Voltage Detection (LVD)

The supply Low Voltage Detection (LVD) circuit detects VDD < VTH condition and can be used to generate an interrupt or reset condition. LVD defaults to disabled state to save power. An enabled LVD circuit consumes about 100uA to 200uA. The LVDTHD[6-0] sets the compare threshold according to the following equation when LVDTHV is the detection voltage.




Figure 15-1 LVD Threshold VX LVDTHD[6-0]

LVDCFG (0xA010) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected except bit 0 LVTIF

	7	6	5	4	3	2	1	0
RD	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF
WR	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF
	VDEN VREN VTEN VDFLTEN	LVR syste LVT inter	Enable bit. L' em reset. Enable bit. L\	VREN = 1 allo	supply voltage ows low voltag ws low voltag	e detection c	onditions to c	



RSTNFLEN	LVDFLTEN = 1 enables a noise filter on the supply detection circuits. The filter is set at around 30usec. RSTN Active Analog Filter Enable
ROINFLEN	RSTN Active Analog Filter Enable
	RSTNFLEN = 1 enables an analog noise filter on the RSTN input pad active
	detection circuits. The filter is set at around 4usec. This is further filtered by a digital
	circuit to filter out any noise less than 4msec.
LVTIF	Low Voltage Detect Interrupt Flag
	LVTIF is set by hardware when LVD detection occurs and must be cleared by software.

LVDTHD (0xA011) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected

	7	6	5	4	3	2	1	0
RD	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0
WR	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0

LVDTHD = 0x00 will set the detection threshold at its maximum, and LVDTHD = 0x7F will set the detection threshold at its minimum.

LVDHYS (0xA012) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0
WR	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0

To ensure a solid Low Voltage detection, a digital controlled hysteresis is used. If LVDHYEN = 1, when LVD is asserted a new threshold, it is defined by LVDHYS[6-0] instead of LVDTHD[6-0]. In typical applications, LVDHYS[6-0] should be set to be smaller than LVDTHD[6-0] such that recovery voltage is higher than the low voltage detection voltage.



16. IOSC and SOSC

16.1 IOSC 16MHz/32MHz

An on-chip 16MHz/32MHz Oscillator with low-temperature coefficient provides the system clock to the CPU and other logic. IOSC uses VDDC as the power supply and can be calibrated and trimmed. The accuracy of the frequency is +/- 2% within the operating conditions. This oscillator is stopped and enters into standby mode when CPU is in STOP/SLEEP mode and resumes oscillation when CPU wakes up.

IOSCITRM (0xA001) IOSC Coarse Trim Register R/W (0x01) TB Protected

	7	6	5	4	3	2	1	0				
RD		SSC	SSC[3-0]			[1-0]	ITRN	1[1-0]				
WR		SSC	SSC[3-0] SSA[1-0]									
S	SC[3-0]		SSC[3-0] defines the spread spectrum sweep rate. If SSC[3-0] = 0000, then the spread spectrum is disabled.									
S	SA[1-0]	frequ SSA SSA SSA		/- 16 /- 8								
	RM[1-0]	ITRM[1-0] is the coarse trimming of the IOSC.										

IOSCVTRM (0xA002) IOSC Fine Trim Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0			
RD		IOSCVTRM[7-0]									
WR				IOSCVT	RM[7-0]						

This register provides fine trimming of the IOSC frequency. The higher the value of IOSCVTRM, the lower the frequency is.

The manufacturer trim value is stored in IFB and is trimmed to 16MHz. The user program provides the freedom to set the IOSC at a preferred frequency as long as the program is able to calibrate the frequency. Once set, the IOSC frequency has an accuracy deviation within +/- 2% over the operating conditions. The following lists the range of the typical IOSC frequency for each trimming setting.


ITRM[1:0] = 2'b11, IOSC=27.4—36.8MHz


ITRM[1:0] = 2'b10, IOSC=25.5-34.3MHz

ITRM[1:0] = 2'b01, IOSC=14.1—19.2MHz

ITRM[1:0] = 2'b00, IOSC=12.2—16.5MHz

A hardware Spread Spectrum can be enabled for the IOSC. This is controlled by SSC[3-0]. When SSC[3-0] = 0, the spread spectrum is disabled, and IOSC functions normally as a fixed-frequency oscillator. If SSC[3-0] is not 0, then Spread Spectrum is enabled and IOSC frequency is swept according to the setting of SSC[3-0] and SSA[1-0]. The spread is achieved by varying the actual VTRM output to the oscillator circuit., and thus effectively changing the oscillation frequency. The effect of SSC[3-0] and SSA[1-0] is shown in the following graph.





When Spread Spectrum is enabled, the actual controlling output to IOSC is VTRM[7-0] +/- SSA. This is shown in the graph above as the bold curve. The above example shows SSA[1:0] = 01, and the deviation is +/- 8. SSC[3-0] defines the update time in IOSC cycles. Then we can calculate the period of a complete sweep is 4 * SSC * (2 *



^

SSA+1) IOSC cycles, and we can obtain the sweep frequency from this period. When SS is enabled, the frequency of IOSC varies according to time and setting, and therefore the accuracy of IOSC frequency cannot be guaranteed. Please also note that VTRMOUT is VTRM[7-0] +/- SSA but is bounded by 0 and 255. Therefore, for a linear nonclipped sweep, VTRM[7-0] needs to be within the range of SSA ~ (256-SSA), for example, SSA[10] = 01, then SSA is 8. VTRM[7-0] should be in the range of 8 to 248 to prevent the sweep from being clipped. As Spread Spectrum suggests, the total EMI energy is not reduced, but the energy is spread over a wider frequency range. It is recommended that SS usage should be carefully evaluated and the setting of spread amplitude and the sweep frequency should be chosen carefully to reduce the EMI effect.

16.2 12.2 SOSC

7

6

An ultra-low power slow oscillator of 128KHz/256KHz is available as a wake-up or sleep mode system clock. SOSC is never powered down and consumes about 1uA from VDDC. SOSC frequency is temperature-dependent typically +/- 20% over the operating range. It can be trimmed using SOSCTRM register.

.

2

2 1

	7	6	5	4	3	2	1	0
RD	-			SOSCTRM[4]		SOSCT	RM[3-0]	
WR	-	-		SOSCTRM[4]		SOSCT	RM[3-0]	
	Osci	If SC at 12] SOS Thes No n	28KHz. The d C Trim Settin se bits are use	ed to fine-tune (RM[4]'s value CH 2	Iz. the oscillation , the SOSC is	n frequency. s typical 128K SOSC		
			Figure 16-2	Slow oscillato	or function b	lock		

SOSCTRM (0xA007) SOSC Trim Register R/W (0x08) TB Protected

E

16.3 Clock Output

The internal clock can be selected to output from GPIO.

CLKOUT ((0xA006)	Clock	Out	Control	Register	R/W	(0x00)
		0.001	• • • •				(0/100)

	7	6	5	4	3	2	1	0		
RD	CLKOEN	CLKSE	EL[1-0]	CLKDIV[4-0]						
WR	CLKOEN	CLKSE	EL[1-0]	CLKDIV[4-0]						
C	LKOEN LKSEL[1-0] LKDIV[5-0]	CLKi CLKi Cloc 00 = 01 = 10 = 11 = CLKi	OEN=1 enabl k Source Sele SYSCLK IOSC SOSC32KHz PLL (reserve	z d) same as S	YSCLK	CLKSEL to av	oid the output	glitch.		
U	LKDIV[5-0]			s Clock Sourc	e divided by	(CLKDIV[4-0]	+ 1).			



17. 12-Bit SAR ADC (ADC)

The on-chip ADC is a 12-bit SAR-based ADC with a maximum ADC clock rate of 4MHz (2.5V - 5V) or 1MHz (1.8V - 2.4V). The ADC uses VDDC (1.5V typical) as a full-scale reference. Typical ADC accuracy is about 9.5 bit to 10 bit at 1.5V reference with the input range between 0.2V to 1.5V. The ADC has four intrinsic channels. CHA and CHB are further connected to GPIO's analog I/O switches to expand multiplexed inputs. TPS is connected to an internal temperature sensor with a positive temperature coefficient. VPS is $1/5^{th}$ of VDD. When enabled, the ADC consumes about 1mA of current. The ADC also includes hardware to perform the resulting average. The average can be set to 1 to 8 times. ADC conversion can be software triggered or hardware triggered. Hardware trigger sources include Timer with Compare/Capture CC events, PWM Center, and Zero events.




Figure 17-1 11-bit SAR ADC block diagram

ADCCFG (0xA9) ADC Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ADCEN	ADCCS[2-0]			ADCFM	TRGTC	-	TRGPWM
WR	ADCEN		ADCCS[2-0]			TRGTC	-	TRGPWM

ADCEN

ADC Enable bit

ADCEN=1 enables ADC.

ADCEN=0 puts ADC into power down mode.

When ADCEN is set from 0 to 1, the program needs to wait at least 20us to allow analog bias to stabilize to ensure ADC's proper functionality. ADC Clock Divider

ADCCS[2-0]

ADCCS[2-0]	ADC CLOCK
0	SYSCLK/2
1	SYSCLK/4
2	SYSCLK/8
3	SYSCLK/16
4	SYSCLK/32
5	SYSCLK/64
6	SYSCLK/128



			ADCC	S[2-0]	AD	CCLOCK					
			7	,	SYS	SCLK/256					
A	DCFM	, 	ADC Result Format Control bit ADCFM = 1 sets ADC result as MSB justified. ADCH contains the MSB bit of the result. ADCL[7-4] contains LSB results and ADCL[3-0] is filled with 0000.								
			ADCFM = 0 sets ADC result as LSB justified. ADCH[7-4] is filled with 0000. ADCH[3-0] contains the MSB result. ADCL contains the LSB results.								
TI	RGTC		TC CC Event Tri	gger Enable		e LOD result					
TI	RGPWM		PWM Center / Z	ero Event Trigg	er Enable						
ADCCT	LA (0xCE) AI	OC Contr	ol Register A R	/W (0x00)			1				
	7	6	5	4	3	2	1		0		
RD	AVG	[1-0]	CHS	SEL[1-0]	SHEN	N[1-0]	ADCI		BUSY		
WR	AVG			SEL[1-0]	SHEN		ADCI		CSTART		
AVG[1-0] AVG[2-0] controls the hardware averaging logic of ADC readout. It the setting is changed only when ADC is stopped. If multiple changes then each channel is averaged in sequence. The default is 00.											
			AVG1	AVG0	ADC Result						
			0	0	1 Times Average						
			0	1	2 Times Average						
			1	0	4 Tim	es Average					
			1	1	8 Times Average						
С	HSEL[1-0]	- - -	ADC Channel Select								
			CHSEL[1]	CHSEL[0]	ADC Channel						
			0	0	A	DCHA					
			0	1	A	DCHB					
			1	0	Ter	nperature					
			1	1	1	/5 VDD					
S	HEN[1-0]	:	Sample and Hole								
			SHEN[1]	SHEN[0]	S	H Time					
			0	0	Pas	s Through					
			0	1	1 /	ADCCLK					
			1	0	2 ADCCLK						
			1	1	37	ADCCLK					
В	USY		ADC Status	by bardware w	hen ADC is ir		_				
С	START		BUSY is set to 1 by hardware when ADC is in conversion. Software Start Conversion bit								
-			Set CSTART=1			on selected	channe	els. Thi	s bit is self-		
			cleared when the	e conversion is	done.						

ADCCTLB (0xB9) ADC Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	ADCTCF	-	ADCPWMF	-	-	-	ADCIF
WR	-	ADCTCF	-	ADCPWMF	-	-	-	ADCIF
AI	DCTCF	ТС Т	rigger Compl					

ADCTCF is set by hardware after the triggering. The completion of the ADC conversion is indicated by ADCIF. It can be cleared by software and is forced to be cleared when ADCIF is cleared.

PWM Trigger Completion Flag



ADCPWMF is set by hardware after the triggering. The completion of the ADC conversion is indicated by ADCIF. It can be cleared by software and is forced to be cleared when ADCIF is cleared.

ADCIF

ADC Conversion Completion Interrupt Flag bit

ADCIF is set by hardware when a conversion completes. If ADC interrupt is enabled, this also generates an interrupt. This bit must be cleared by software. Clearing ADCIF also clears all flags.

ADCL (0xBA) ADC Result Register Low Byte RO (0xXX)

	7	6	5	4	3	2	1	0		
RD		ADCL[7-0]								
WR				-	•					

ADCH (0xBB) ADC Result Register High Byte RO (0xXX)

	7	6	5	4	3	2	1	0			
RD		ADCH[7-0]									
WR				-							

If ADC is in conversion and another start or trigger is initiated, the result is undefined. Typically, the new start and trigger are ignored.



18. Analog Comparators (ACMP) and 8-bit DAC

There are four analog comparators as its on-chip external peripherals. When enabled, each comparator consumes about 250uA. The input signal range is from 0 to VDD. There are two 8-bit R-2R DAC associated with the comparators to generate the compare threshold. The R-2R DAC uses the internal 1.5V supply as the full-scale range, and thus limits the comparator threshold from 0V to 1.5V in 256 steps. Comparator A can select either VTH0 or VTH1 as the threshold. Comparator B/C/D can also select between VTH0 and the external threshold. VTH1 is also sent to a unity gain buffer as the DAC output. The buffer can supply or sink up to 150uA. Individual comparator when enabled consumes about 80uA/each, and the unity gain buffer consumes about 400uA/800uA under 3V/5V supply conditions.

The CPU can read the real-time outputs of the comparator directly through register access. The output is also sent to an edge detector and any edge transition can be used to trigger an interrupt. The stabilization time from off state to an enabled state of the comparator block is about 20usec. The block diagram of the analog comparator is shown in the following diagram.




Figure 18-1 ACMP and 8-bit DAC block diagram



CMPCFGAB (0xA038) Analog Comparator A/B Configuration Register R/W (0x00)

				Sconngulat	on Register				
	7	6	5	4	3	2	1	0	
RD	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB	
WR	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB	
	MPENA HSELA	Comparator A Enable bit. Set to enable the comparator. When CMPENA is set from 0 to 1, the program needs to wait at least 20us allowing analog bias to stabilize to ensure comparator A's proper functionality. Comparator A Threshold Select bit. THSELA = 0, the comparator A uses VTH0 as							
	ITENA	the tl	the threshold. THSELA = 1, the comparator A uses VTH1 as the threshold. Set to enable the comparator A's interrupt.						
	OLA	Char POL	nnel A Output A=0 sets defa	polarity contr oult polarity.	•	omparator.			
C	MPENB	Whe	n CMPENB is	s set from 0 to	o enable the c o 1, the progra re comparator	im needs to w)us allowing	
TI	HSELB				t Bit. THSELB comparator E	,			
	the threshold. THSELB = 1, the comparator B uses an external threshold.NTENBSet to enable the comparator B's interrupt.OLBChannel B Output polarity control bitPOLB=0 sets default polarity.POLB=1 reverses the output polarity of the comparator.								

CMPCFGCD (0xA039) Analog Comparator C/D Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD				
WR	CMPENC	THSELC	HSELC INTENC POLC CMPEND THSELD INTEND POLD									
С	MPENC											
					 the progra re comparator 			ous to allow				
TI	HSELC	Com	parator C Thi	reshold Selec	t Bit. THSELC	c = 0, the com	parator C use	es VTH0 as				
IN	ITENC	Set t	o enable the	comparator C	interrupt.							
P	OLC	POL	C=0 sets defa		rol bit plarity of the c	omparator.						
С	MPEND	Com Whe	parator D Ena n CMPEND is	able Bit. Set to s set from 0 to	o enable the c o 1, the progra re comparator	comparator. am needs to v)us to allow				
TI	HSELD				t Bit. THSELD comparator I							
	the threshold. THSELD = 1, the comparator D uses an external threshold.INTENDSet to enable the comparator D interrupt.POLDChannel D Output polarity control bit POLD=0 sets default polarity. POLD=1 reverses the output polarity of the comparator.											

CMPVTH0 (0xA03A) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	VTH0 Register									
WR				VTH0 F	Register					

CMPVTH0 register controls the comparator threshold VTH0 through an 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is 1.5V. When not used, it should be set to 0x00 to save power consumption.



CMPVTH1 (0xA03B) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		VTH1 Register									
WR				VTH1 F	Register						

CMPVTH1 register controls the comparator threshold VTH1 through 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is1.5V. When not used, it should be set to 0x00 to save power consumption. VTH1's DAC level is also used for DAC voltage output.

CMPST (0xA03D) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	CMPIFD	CMPIFC	CMPIFB	CMPIFA	CMPSTD	CMPSTC	CMPSTB	CMPSTA		
WR	CMPIFD	CMPIFC	CMPIFB	CMPIFA	FILEND	FILENC	FILENB	FILENA		
CMPIFD Comparator D Interrupt Flag bit. This bit is set when CMPSTD is toggled and comparator D setting is enabled. This bit must be cleared by software.										
C	CMPIFC	com	barator C sett	ing is enabled	. This bit is se d. This bit mus	st be cleared	by software.			
C	CMPIFB		Comparator B Interrupt Flag bit. This bit is set when CMPSTB is toggled and the comparator B setting is enabled. This bit must be cleared by software.							
C	MPIFA	Comparator A Interrupt Flag bit. This bit is set when CMPSTA is toggled and the comparator A setting is enabled. This bit must be cleared by software.						and the		
C	MPSTD			-	t. If the compa		-	forced to		
C	CMPSTC	Com low.	parator C Re	al-time Outpu	t. If the compa	arator is disab	oled, this bit is	forced to		
C	CMPSTB	Com low.	parator B Rea	al-time Outpu	t. If the compa	arator is disab	oled, this bit is	forced to		
C	CMPSTA	Com low.	parator A Rea	al-time Outpu	t. If the compa	arator is disab	oled, this bit is	forced to		
F	ILEND	Comparator D Digital Filter Enable. Filter is 16 SYSCLK.								
F	ILENC	C Comparator C Digital Filter Enable. Filter is 16 SYSCLK.								
	ILENB	Com	parator B Dig	ital Filter Ena	ble. Filter is 1	6 SYSCLK.				
F	FILENA	Com	parator A Dig	ital Filter Ena	ble. Filter is 1	6 SYSCLK.				

DACCFG (0xA03C) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA		
WR	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA		
D	ACEN	DAC Enable								
		DAC	EN=1 turns o	n the DAC ou	tput buffer.					
		DAC	EN=0 turns o	ff the DAC ou	tput buffer.					
V	DDCCMPA	Force	e CMPINA as	SVDDC.						
					CMPINA to V					
			•		A and GPIO		VDDC is expo	osed on		
			•	•	ng of VDDC c	an be done.				
D/	ACTEST		ADC Test M							
		DACTEST=1 connect DACOUT to ADC's CHB input internally. This needs software to perform DAC output and ADC conversion.								
		•		•						
CI	MPHYSD			steresis Disat						
				•	steresis of Co	•				
~				•	teresis (typica	al TUMV) of C	omparator D.			
CI	MPHYSC			steresis Disat		ma avatav C				
				•	steresis of Co	•	omn orator C			
		CMPHYSC = 1 enables the hysteresis (typical 10mV) of Comparator C.								
CI	CMPHYSB Comparator B Hysteresis Disable CMPHYSB = 0 disables the hysteresis of Comparator B									
				•		•	omporator P			
		CIVIP		lables the hys	teresis (typica		omparator B.			





CMPHYSA

Comparator A Hysteresis Disable CMPHYSA = 0 disables the hysteresis of Comparator A CMPHYSA = 1 enables the hysteresis (typical 10mV) of Comparator A.




19. Touch Key Control III

TK3 is an enhanced TK2 implementation with differential dual slope operations. The capacitance to time conversion goes through two phases of charge transfer: One is charging up and the other one is discharging down using two thresholds equally spaced from ½ VDDC. Each charge transfer is obtained by subtraction of charge on internal reference capacitance and key capacitance. The difference of charge/discharge counting behavior is used to determine the key capacitance change in the ratio of internal capacitance. Better noise immunity from power, ground, and common-mode is achieved by dual-slope operation. Better S/N can also be achieved because the only differential charge is used for the transfer, and the internal capacitance exhibits better temperature and environmental stability making the conversion result less sensitive to these changes.

CREF, the integration capacitor of the charge transfer, is connected to P17 through ANIO multiplexer and CKEY is connected to other GPIO through multiplexer. A replica signal of CKEY is provided through a buffer and routed out as SHIELD through GPIO. The shield signal can be used to cancel the mutual capacitance effect from the neighboring signal trace of the detected key and provides better noise immunity against moisture or water.

To detect if a key is pressed, the duty count value TKLDT[15-0] or TKHDT[15-0] can be processed by software and compared with an average non-pressing duty count. The hardware can also be configured to auto-repeat accumulations of the duty cycle count to filter the sporadic noise effect. Since the comparator output should be a random duty with an average equal to the capacitance ratio, for low-frequency noise rejection, the hardware can be set to reject a continuous high or low comparator output that exceeds long durations. For high-frequency noise rejection, the hardware includes a pseudo-random sequence that randomizes the timing sequences of charge and discharge. A slow-moving average of the duty count value is stored in TKBASE[15-0] and software can use this for baseline calculation to auto compensate for environmental change.

Issuing a START command in the TK3CFGD register starts a conversion sequence that accumulates the comparator output into a count value. The count value and the total number of the cycle of the sequence can then be calculated to obtain the capacitance of the key. The timing diagram of the TK3 in normal operation is shown in the following diagram. CREF is first equalized to VREFX which is in close range of VREF. When a START command is issued, the first few edges of the comparator output are ignored to avoid any noise caused by the VREFX switching. And then the comparator output is accumulated into DTYL and DTYH registers. A sequence can consist of several conversion cycles depending on the RPT setting, and DTYL and DTYH maintain accumulation to obtain higher resolutions. After the sequence is completed, CREF is also connected to VREFX to stay ready for the next sequence to start.





TK3 can be set into low power auto-detect mode by setting AUTO bit in TK3CFGA. In this mode, an ultra-low power comparator is used and the clock for TK3 should be set to SOSCH. This mode can be used specifically for touch key wakeup during the MCU sleep mode. The total power consumption of TK3 in this mode is less than 20uA. A threshold register can be set to determine the auto-detect threshold either in absolute value or relative value versus the slow-moving baseline value. When the duty count value exceeds the threshold value, a wakeup and an interrupt are generated to CPU. The timing diagram for auto mode detection and entering into SLEEP mode is shown in the following diagram. Note the actual start of the sequence is delayed by AUTO START DELAY setting. This allows the internal VDDC to stabilize from switching normal mode to sleep mode supply regulators.








Figure 19-2 Timing diagram of Auto Detection in Sleep mode

TK3CFGA (0xA018) TK3 Configuration Register A R/W (0x00)

		into ooningu	allen noglet					r				
	7	6	5	4	3	2	1	0				
RD	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO				
WR	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO				
TI	K3EN	TK3	Enable									
		TK3	EN=0 disable	s the TK3 circ	cuits and clear	s all states.						
		TK3	TK3EN=1 for TK3 normal operations.									
С	MPHYS[1-0]		parator Hyste									
			+30mv hyste									
	01 = +20mv hysteresis											
			10 = -10mv hysteresis									
_			-40mv hyster									
R	EFSEL		TK Reference Level Select									
			REFSEL=0 uses 1/2 VDDC as a reference REFSEL=1 uses 2/3 VDDC as a reference									
0					a reference							
5	HIELDEN		Id Output Buf		ld signal buffe	r The huffer						
			n enabled.	เมเธง แาย รกาย	ia signal bulle		CONSUMES aD	ουι 2000Α				
ті	KIEN		Interrupt Ena	ble								
			•		rrupt. TK3 inte	rrupt is gener	ated when a	countina				
					ng the repeat							
		and	wakeup is als	o generated	when TKİEN =							
			ction threshol									
_					ed, TKIF is also	o set to 1 by h	nardware.					
TI	KLPM		Low Power N									
			PM=0 for norr	•								
					nto ultra-low p							
Λ	UTO		Wake Up Mo	-	this mode, Tł			+ CIUCK.				
A	010				node. In auto r	node the cur	rent duty cou	nt register				
	value is compared with baseline plus threshold (either absolute or relative). If duty count value is higher than the threshold value, then an interrupt and a wakeup are											
			erated.				•	·				
					t mode. In nor							
				ion sequence	e, and when th	e duty count	is obtained, a	n interrupt is				
		gene	erated.									
TKOCE	DD (0 A 0.4 0)		nation Decis		-00)							

TK3CFGB (0xA019) TK3 Configuration Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RPT[1-0]		INI[1-0]		ASTDLY[1-0]		LFNF[1-0]	
WR	RPT[1-0]		INI[1-0]		ASTDLY[1-0]		LFNF	[1-0]
			eat Sequence No Repeat	Count				



	01 = 4 times
INI[1-0]	Initial Settling Delay
	INI[1-0] defines the number of TKCLK periods for the initial settling of CREF. The delay is set to (INI[1-0] + 1) * 4 * TKCLK.
ASTDLY[1-0]	Auto Mode Start Delay
	STDLY[1-0] inserts an inter-sequence idle time of (ASTDLY[1-0] + 1) * 256 TKCLK at each sequence start. This delay allows the stabilization time of VREFX from normal mode to sleep mode.
LFNF[1-0]	Low-Frequency Noise Filter Setting
	00 = disables LFNF
	Noise injection longer than LFNF[1-0] * 8 times is ignored.
	Please note: In the presence of such noise, the cycle count still continues. The end result is that the sum of DUTYL and DUTYH will not equal to cycle count.
ASTDLY[1-0]	 INI[1-0] defines the number of TKCLK periods for the initial settling of CREF. The delay is set to (INI[1-0] + 1) * 4 * TKCLK. Auto Mode Start Delay STDLY[1-0] inserts an inter-sequence idle time of (ASTDLY[1-0] + 1) * 256 TKCLK at each sequence start. This delay allows the stabilization time of VREFX from normal mode to sleep mode. Low-Frequency Noise Filter Setting 00 = disables LFNF Noise injection longer than LFNF[1-0] * 8 times is ignored. Please note: In the presence of such noise, the cycle count still continues. The end

TK3CFGC (0xA01A) TK3 Configuration Registers C R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN	
WR	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN	
	LOW[1-0] YCLE[2-0]	Baseline Slow Moving Average setting 00 = 32 average 01 = 64 average 10 = 128 average 11 = 256 average The duty value is averaged by SLOW[1-0] conversion and updated to BASELIN register through moving average. Cycle Count of each conversion sequence 000 = 1024 001 = 2048 010 = 4096 011 = 8192 100 = 12288 101 = 16384 110 = 32768 111 = 65536 The cycle count is each sequence cycle count. And it is repeated if RPT is not 0 Please note that the conversion always ends with the defined cycle count.							
B/	ASEINI	Base If BA BASI If BA	eline Initial Va SEINI = 1, the ELINE registe SEINI = 0, the	lue en the first DT er as its initial en the value v	TYL count after value to start written in BAS	er entering au moving avera ELINE before	to mode is loa age.	aded to the	
	HDSEL	Thre THD the ir THD	used as the initial value to start moving average. Threshold Value Setting THDSEL = 0 uses TKTHD[15-0] as the threshold to compare with DTYL to gene the interrupt and wakeup THDSEL = 1 uses TKTHD[15-0] + TKBASE[15-0] as the threshold.						
AUTOLFENTHDSEL = 1 uses TKTHD[15-0] + TKBASE[15-0] as the threshold.AUTOLFENLow-Frequency Noise Filtering in Auto modeIf AUTOLFEN = 0, then low-frequency noise filtering in auto mode is disatIf AUTOLFEN = 1, then low-frequency noise filtering in auto mode is enabThe low noise filtering status flag is still valid regardless of AUTOLFEN seSoftware can determine if the current conversion result needs to be discachecking LFNF flag.								abled. setting.	



	7	6	5	4	3	2	1	0				
RD		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	BUSY				
NR		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	START				
CC	CHG[2-0]	Char	Charge Capacitance Select									
		000 =	= 10pF									
		001 = 20 pF										
		010 = 30pF										
			= 40pF									
			= 50pF									
			= 60pF									
			= 70pF									
			111 = 80pF									
AS	STDLYEN		Auto Start Delay Enable									
		ASTDLYEN = 1 enables ASTDLY[1-0] delay start for auto mode. ASTDLYEN = 0 disables ASTDLY[1-0] delay.										
					/							
PS	SRDEN	Pseudo Random Sequence Enable										
		PSRDEN = 1 enables the random sequence in conversion										
	NF	PSRDEN = 0 disables										
LL		Low-Frequency Noise Detection Flag										
		LFNF is set by hardware if in the present conversion a Low-Frequency Noise is detected. LFNF needs to be cleared to "0" by software										
TK	۲IF		TK3 Interrupt Flag									
				dware when a	TK3 interrup	t occurred by	either conver	sion				
				ted or a valid								
		"0" b	y software.									
SI	TART		Conversion									
			Writing "1" into START initiates the conversion sequence. It is cleared by hardware									
				is complete. P	lease note the	at writing AU	ΓO "1" also st	arts the				
- .			ersion in auto									
BL	JSY	Conversion Status										
		BUSY is set to 1 by hardware and it indicates the conversion sequences are still running.										
		runni	ng.									

TK3CFGD (0xA01B) TK3 Configuration Registers D R/W (0x00)

TK3CFGE (0xA00C) TK3 Configuration Register E R/W (0x00)

	7	6	5	4	3	2	1	0
RD		-				TKCS	S[3-0]	
WR		-				TKCS	S[3-0]	
Tł	(CS[3-0]	TKC TKC TKC TKC TKC TKC TKC TKC TKC TKC		SYSCLK/4 SYSCLK/6 SYSCLK/10 SYSCLK/10 SYSCLK/16 SYSCLK/32 SYSCLK/256 SYSCLK/256 SOSCH/2 SOSCH/4	5			
				be used for sl		to wakeup.		



ткзнрт	[Y] (0xA01C) TK3 High D	utv Count Re	aister I RO	(0x00)			
	7	6	5	4	3	2	1	0
RD	-		•	TK3HD	-		-	
WR								
) TK3 High D			(0×00)			
ТКЭПОТ	7	6	5		(0.00)	2	1	0
RD		•	5	TK3HD	-	2	I	U
WR								
					000)			
TK3LDT		TK3 Low Du	5	gister L RO (4	3	2	1	0
RD		Ū	5	TK3LD	-	2	I.	U
WR								
			the Count Do		(0~00)			
IKJEDI		TK3 Low Du	5		3	2	1	0
RD		U	5	TK3LD1	-	2	I	U
WR								
			o Dogiotor I	D/W/ (000)				
INJBAC	7	TK3 Baselir 6	5 5	R/W (0x00) 4	3	2	1	0
RD		Ū	5	TK3BA	-	2	·	U
WR				TK3BA				
TKJBAS	7) TK3 Baselir 6	5 5	4	3	2	1	0
RD		0	5	TK3BAS	-	2	I	U
WR				TK3BAS				
INJIHL	7	TK3 Thresho 6	10 Register L 5	4	3	2	1	0
RD		Ū	5	TK3TH	-	2	I.	U
WR				ТКЗТН				
			ld De sietes I					
INJIHL	л (UXAU2B) 7	TK3 Thresho	5 5	4	3	2	1	0
RD		•	U	ткзтн		-	•	•
WR				ткэтн				
			Control Dog					
INSPU	0XA02C) TK	3 DC Pull-Up 6	5	4	3	2	1	0
RD	PUIEN	PUREN	-	-	•		[3-0]	
WR	PUIEN	PUREN	-	-			[3-0]	
					which acres			
can com	pensate the e	equivalent res	istance cause	d by a high c	apacitance k	itance touch-k ey. Connectin		
		thus maintair	n touch key de	etection sensi	tivity.		-	
PI	UIEN	Pull-	up DC Currer	t Enable				

PUIEN	Pull-up DC Current Enable
PUREN	Pull-up DC Resistor Enable
PU[3-0]	Pull-up Selection



For DC current, PU[3-0] enables 8uA/4uA/2uA/1uA current source. For Resistor, PU[3-0] enables 5K/10K/20K/40K resistor.



20. Active Proximity Sensor

The active proximity sensor uses mutual capacitance sensing by driving a transmit electrode and sensing the electric field change at the receive electrode. This is shown as the following illustrations.




Figure 20-1 Active Proximity Sensor Illustration

On the left, an AC excitation voltage is driving the TX electrode and leads to an electric field established between the TX electrode and the RX electrode. When a mass-conductive object such as finger approaches, the flux lines between the electrodes get disturbed. Using a charge sense amplifier, the change of flux lines can be amplified and thus accomplishes proximity sensing. In the diagram, we can see that if the distance between TX and RX electrodes is farther, then the detection of proximity can be at a longer range. We can also see that a larger amplitude of TX output can lead to easier proximity detection.

The proximity sensor is tightly coupled with the Touch Key controller. It consists of an excitation waveform generator, and a synchronous charge amplifier followed by a programmable amplifier as the sense amplifier. The output of the sense amplifier is connected as an input to the Touch Key Controller and the TK controller is used to detect the change of sense amplifier output as proximity detections. A typical excitation signal operates at a frequency between 64KHz to 128KHz. Since Proximity Sensor (PS) is at the same clock domain as the TK controller, setting TK clock will determine the excitation frequency. Typically, it should use SOSCH/2 for TK clock.




Figure 20-2 Proximity Sensing Operation

Please note that the output PSTX is routed to externally through the multi-function selection of the GPIO. Hence any GPIO pin can be used for PSTX purposes. The input PSRX keys share the ANIO multiplexer used for TK's shield output. When PS is enabled, TK's shield function must be disabled.

APSCFGA (0xA008) Active Proximity Sensor Configuration Register A R/W (0x00)

	7	6	6 5 4 3 2 1 0								
RD	APSEN		RXCAL[6-0]								
WR	APSEN		RXCAL[6-0]								
	PSEN XCAL[7-0]	APS outp	ut.		APS is enable Calibration	d, the TK cor	ntroller is conr	nected to PS			



RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary-weighted capacitance arrays. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF RXCAL[4] = 1, 512fF RXCAL[4] = 1, 512fF RXCAL[5] = 1, 1024fF RXCAL[6] = 1, 2048fF The range is 32fF to 4pF.

APSCFGB (0xA009) Active Proximity Sensor Configuration Register B R/W (0x78)

	7	6	5	4	3	2	1	0
RD		CREFS	EL[3-0]			CAGA	IN[3-0]	
WR		CREFS	EL[3-0]			CAGA	IN[3-0]	
	REFSEL[3-0] AGAIN[3-0]	This capa Each CRE CRE CRE CRE Idea Char Each Char Each capa TX/F amp is hig CAG CAG CAG	is equivalent icitance is 400 bit of CREF FSET[0] = 1, FSET[1] = 1, FSET[2] = 1, FSET[2] = 1, FSET[3-0]=0 lly, CREF sho ge Amplifier in bit of CAGA icitor of the ch citor of	0fF. SEL[3-0] sele 64fF 128fF 256fF 512fF 000 is not allo ould be set to Gain Setting is always ena IN[3-0] select narge amplifie and the feed aller the feed 4fF 28fF 56fF	ting of TK cor cts a binary w between 400f bled when PS s a binary we r. The ratio of back capacito back capacita	is enabled ighted capacit f the mutual c r can decide t	citor array. tor array for th apacitance be the gain of th	he feedback etween

APSCFGC (0xA00A) Active Proximity Sensor Configuration Register C R/W (0x27)

	7	6								
RD	PGAEN		PC[2-0] PGASET[3-0]							
WR	PGAEN		PC[2-0] PGASET[3-0]							
Ρ	GAEN C[2-0] GASET[3-0]	Power PC[2 on of higher requi PC[0 PC[1 PC[2 PC[2 PC[2 PGA GAIN Maxi Minir	the of the bina er power and ires a faster s P = 1, 0.4uA P = 1, 0.8uA P = 1, 1.6uA P = 000 is r Gain Setting N = 8 / (4 * PC) mum gain is f num gain is 1	tting power consum ry-weighted of faster speed settling time of not allowed. GASET[3] + 2 8 when PGAS	Ption of the cl surrent source when parasition the amplifiers the	s. The higher c receive cap s. + PGASET[1 1 or 0010.	the setting re acitance is hig	esults, the gh which		





APSCFGD (0xA00B) Active Proximity Sensor Configuration Register D R/W (0x07)

	7	6	5	4	3	2	1	0	
RD			-		PSLOAD[3-0]				
WR			-			PSLO/	AD[3-0]		
P	SI OAD[3-0]	Outr	ut Load Setti	na					

PSLOAD[3-0]

Output Load Setting

This set is the pseudo load of TK controller. This load is only active when APSEN = 1.

PSLOAD[0] = 1, 115fF PSLOAD[1] = 1, 230fF PSLOAD[2] = 1, 460fF

PSLOAD[3] = 1, 920fF



21. GPIO Multi-Function Select and Pin Interrupt

Each IO pin has a configurable IO buffer that can meet various interface requirements. The GPIO pins can be configured as an external pin interrupt input or for wakeup purposes. Each port has edge detection logic and a latch for rising and falling edge detections. During hardware reset and after, the IO buffer is put in a high impedance state with all drives disabled.




Figure 21-1 GPIO Multi-Function Selection and Pin Interrupt

IOCEGO ((0xA100 – 0xA10F) IO Buffer	Output Confi	ouration Red	nisters R/W ((0x00)
1001 00 (JIO Dullel	Output Com	guiadon neg	yialei a 14 W (0,000

	<u> </u>	/							
	7	6	5	4	3	2	1	0	
RD	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN	
WR	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN	
	POL	IPOL Outp	Input Polarity IPOL=1 reverses the input logic. IPOL=0 is for normal logic polarity. Output PMOS driver enable. Set this bit to enable the PMOS of the output driver.						
Ν	DRVEN	DISABLE is the default value. Output NMOS driver enable. Set this bit to enable the NMOS of the output driver. DISABLE is the default value.						out driver.	
0	POL	Output Polarity Control Output buffer data polarity control							
А	NEN1	Analog MUX 1 enables control. Set this bit to connect the pin to the internal analog peripheral. DISABLE is the default value.						rnal analog	
A	NEN2	Analog MUX 2 enables control. Set this bit to connect the pin to the internal analog peripheral. DISABLE is the default value.						rnal analog	
Р	UEN	Pull-up resistor control. Set this bit to enable a pull-up resistor connection to the pin The pull-up resistor is approximately 6K Ohm. DISABLE is the default value.							
Р	DEN	Pull down resistor is approximately 6K Onm. DISABLE is the default value. Pull down resistor control. Set this bit to enable pull-down resistor connection to the pin. The pull-down resistor is approximately 6K Ohm. DISABLE is the default value.							

IOCFGI (0xA110 – 0xA11F) IO Buffer Input Configuration Registers R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PI1EN	PI0EN	RIF	FIF	INEN	OERRF	DSTAT INSTA		
WR	PI1EN	PI0EN	RIEN	FIEN	INEN	OERREN	DBN[1-0]		
PI	PI1EN Pin Interrupt 1 Enable								
PI	0EN	Pin li	nterrupt 0 Ena	able					

	•
RIEN	Rising Edge Pin Interrupt Enable



RIF	Rising Edge Pin Interrupt Flag RIF is set to 1 by hardware after either a PI1 or PI0 rising edge interrupt has occurred. RIF must be cleared by software writing RIEN with "0". RIEN needs to be enabled if the next rising edge interrupt is required.
FIEN	Falling Edge Pin Interrupt Enable
FIF	Falling Edge Pin Interrupt Flag
	FIF is set to 1 by hardware after either a PI1 or PI0 falling edge interrupt has occurred. FIF must be cleared by software writing FIEN with "0". FIEN needs to be enabled if the next falling edge interrupt is required.
INEN	Input Buffer Enable
	INEN=1 enables the input buffer.
	INEN=0 disables the input buffer. In the disabled state, the output of the input buffer is logic 0.
	If the input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling the input buffer can remove DC leakage of the input buffer due to this reason.
OERREN	Output Error Interrupt Enable
	OERREN=1 enables output error detection and interrupt. The output value is compared with the input value sampled after three SYSCLK delays. The comparison is performed whenever the output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise, only the flag OERRF is set to 1 for a mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0.
OERRF	Output Error Flag
DSTAT	Real Time Status after De-bounce. DSTAT is read-only. Please note that the de-bounced input is used for generating interrupts, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit.
INSTAT	Real Time Status of Input Buffer. INSTAT is read-only.
DBN[1-0]	De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)
	11 – 64 SOSC32KHz (2msec)
	Port Multi Eurotion Configuration Pagistars P/M/ (0x00)

MFCFG (0xA120 – 0x A12F) Port Multi-Function Configuration Registers R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	D MFCFG[7-0]								
WR	MFCFG[7-0]								

Please see PIN OUT section for description of each port multi-function selection.



22. Information Block IFB

There are two IFB blocks and each contains 128x16 bit information. The address 0x000h to 0x03Fh in the first IFB is used to store manufacturer information. Address 0x040 is for boot code wait time, and 0x041 to 0x043 are used for boot code. The first IFB can be erased only in Writer Mode and can be written using Flash Controller for addresses beyond 0x40. This is to protect any alteration of the manufacturer and calibration data. The 2nd IFB is open for erase/write for user access. The following table shows the contents of the first IFB for the manufacturer data. Please note that these are in lower LSB bytes. The upper MSB byte contains its corresponding ECC code.

Address	Туре	Description
00 – 01	М	IFB Version
02 - 07	М	Product Name
08 - 09	М	Package and Product Code
0A – 0B	М	Product Version and Revision
0C	М	Flash Memory Size
0D	М	SRAM Size
0E – 0F	М	Customer Specific Code
10	М	CP1 Information
11	М	CP2 Information
12	М	CP3 Version
13	М	CP3 BIN
14	М	FT Version
15	М	FT BIN
16 - 1B	М	Last Test Date
1C – 1D	М	Boot Code Version
1E	М	Boot Code Segment
1F	М	Checksum for 0x00 – 0x1E
20	М	REGTRM value for 1.5V
21	М	IOSC ITRM value for 16MHz @5V
22	М	IOSC VTRM value for 16MHz @5V
23	М	LVDTHD value for detection of 4.0V
24	М	LVDTHD value for detection of 3.0V
25	М	IOSC ITRM value for 32MHz @5V
26	М	IOSC VTRM value for 32MHz @5V
27	М	IOSC ITRM value for 16MHz @3V
28	М	IOSC VTRM value for 16MHz @3V
29	М	IOSC ITRM value for 32MHz @3V
2A	М	IOSC VTRM value for 32MHz @3V
2B – 2C	М	Temperature Offset LSB/MSB
2D	М	Temperature Coefficient
2E – 2F	М	Internal Reference LSB/MSB
30	М	SOSC 128KHz Trim
31	М	SOSC 256KHz Trim
32 – 33	М	Reserved
34	М	Timer 0 High TRIM *



Address	Туре	Description
35	М	Timer 0 Low TRIM *
36 – 38	М	Reserved
39	М	Checksum for 0x20 – 0x39
3A – 3F	М	Retention Value
40	M/U	Boot Code Wait Time. Boot code uses this byte to determine the ISP wait time. This wait time is necessary for a stable ISP. After the user program is downloaded, the wait time can be reduced to minimize power-on time. Each "1" in bit [1-0] constitutes 1 second, bits [3-2] constitutes 2 seconds and bit [7] is I2CSCL2 check. For example, 0b10000111 is 4 second wait time and also checks I2CSCL2 pad status. If I2CSCL2 is low, then a wait time of 6 seconds is used regardless of the bit [3-0] setting. The maximum wait time is 6 seconds, and the minimum wait time is 0 seconds.
41 – 43	М	Reserved
44 - FF	U	User One-Time Programmable Space

Table 22-1 Information Block (IFB)



23. Writer Mode

Writer Mode (WM) is used by the manufacturer or by users to program the flash (including IFB) through dedicated hardware (Writer or Gang Writer). Under this setup, only WM-related pins should be connected and all other unused pins left floating. Writer mode follows a proprietary protocol and is not released to general users. Users must obtain it through a formal written request to the manufacturer and must sign a strict Non-Disclosure-Agreement. Writer Mode provides the following commands.

ERASE Main Memory

ERASE Main Memory and IFB

READ AND VERIFY Main Memory (8-Byte)

WRITE BYTE Main Memory

READ BYTE IFB

WRITE BYTE IFB

Fast Continuous WRITE

Fast Continuous READ

The writer mode is to protect against code piracy. The default state of the device is locked writer mode. Only ERASEMM and ERASEMMIFB, and READVERIFYMM commands can be executed. It can be unlocked by READVERIFYMM in the range of 0xEFF8 to 0xEFFF. These locations contain an 8-byte security key that users can place to secure the e-Flash contents. The probability of guessing the key is 1 in 2^64 = 1.8E19. Since each trial of READVERIFYMM takes 10usec, it takes about 6E6 years to exhaust the combinations. If the key is unknown, a user can choose to issue the ERASEMM command and then fully erase the entire contents (including the key). Once fully erased, all data in the flash is 0xFF, and it can be successfully unlocked by READVERIFYMM with 8 bytes of 0xFF. Users must not erase the information in IFB and should not modify the manufacturer data. Any violation of this results in the void of the manufacturer's warranty. The following pins are used for e-Flash writer mode. P02 is optional.

PIN	ю	Description	Function
P00	0	Flash serial data output.	SDO
P03	I	Flash serial data input	SDI
P01	I	Flash serial clock input.	SCLK
P04	I	Flash serial port enable, low active	SCE
RSTN	I	Write mode entry input using timing sequence	RSTN
P02	0	TBIT status output	TBIT
VDD	I	Power supply for DUT	VDD
VSS	I	Ground supply for DUT	VSS



24. Boot Code and In-System Programming

After production testing of the packaged devices, the manufacturer writes the manufacturer information and calibration data in the IFB. At the last stage, it writes a fixed boot code in the main memory residing from 0xF000 to 0xFFFF. The boot code is executed after any reset. The boot code first reads IFB's wait time setting and scans the I²C slave for any In-System-Programming request during the wait time duration. If any valid request occurs during the scan, the boot-code proceeds to follow the request and performs the programming from the host. Otherwise, the boot code jumps to 0x0000 after the wait time is expired. The default available ISP commands are as below.

UNLOCK

DEVICE NAME

BOOTC VERSION

READ AND VERIFY Main Memory (8-Byte)

ERASE Main Memory excluding Boot Code

ERASE SECTOR Main Memory

WRITE BYTE Main Memory

SET ADDRESS

CONTINUOUS WRITE

CONTINUOUS READ

READ BYTE IFB

WRITE BYTE IFB

Similar to writer mode, ISP is in a locked state at default. No command is accepted under a locked state. To unlock the ISP, an 8-byte READVERIFY of 0xEFF8 to 0xEFFF must be successfully executed. Hence the default ISP boot program provides similar code security as the Writer mode.



25. Electrical Specifications

25.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit	Note
VDD	Supply Voltage	5.5	V	
ТА	Ambient Operating Temperature	-40 –125	°C	
TSTG	Storage Temperature	-65 – 150	°C	

25.2 Recommended Operating Condition

Symbol	Parameter	Rating	Unit	Note
VDD	Supply Voltage for IO and 1.5V regulator	2.3 – 5.5	V	
ТА	Ambient Operating Temperature	-40 – 125	°C	

25.3 DC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40°C to 125°C)

	$1A = -40^{\circ}C$ to $125^{\circ}C$					
Symbol	Parameter	Min	Тур	Max	Unit	Note
Power Supp	ly Current					
IDD Normal	Total IDD through VDD at 16MHz Peripherals off	-	3.5	-	mA	
IDD Normal	Total IDD through VDD at 1MHz Peripherals off	-	1.0	-	mA	
IDD versus Frequency	IDD Core Current versus Frequency	-	150	-	uA/ MHz	
IDD, Stop	IDD, stop mode	-	500	-	μA	Main regulator on
	IDD, sleep mode, 25°C	-	1.5	5	μA	Main regulator off
IDD, Sleep	IDD, sleep mode, 85°C	-	4	10	μA	Main regulator off
L	IDD, sleep mode, 125°C		15	40	μA	Main regulator off
RSTN Reset	t					
VIHRS	Input High Voltage, reference to VDD	0.7VD D	-	-	V	
VILRS	Input Low Voltage	-	-	0.2V DD	V	
VRSHYS	RSTN Hysteresis	-	0.2V DD	-	V	
GPIO DC Cł	naracteristics					
VOH,4.5V	Output High Voltage 1 mA	-	-0.2	-0.5	V	Reference to VDD
VOL,4.5V	Output Low Voltage 8 mA	-	0.3	0.5	V	Reference to VSS
VOH,3.0V	Output High Voltage 1 mA	-	-0.3	-0.6	V	Reference to VDD
VOL,3.0V	Output Low Voltage 8 mA	-	0.3	0.6	V	Reference to VSS
IIOT	Total IO Sink and Source Current	-80	-	80	mA	
VIH	Input High Voltage	¾VD D	-	-	V	
VIL	Input Low Voltage	-	-	¼VD D	V	
VIHYS	Input Hysteresis	-	1	-	-	
RPU	Equivalent Pull-Up resistance	-	25K	-	Ohm	
RPU,RST N	RSTN Pull-Up resistance	-	5K	-	Ohm	
RPD	Equivalent Pull-Down Resistance	-	25K	-	Ohm	



Symbol	Parameter	Min	Тур	Мах	Unit	Note
REQAN1	Equivalent ANIO Switch Resistance @3.3V	-	110	-	Ohm	ANIO1 Switch
REQANT	Equivalent ANIO Switch Resistance @5V	-	100	-	Ohm	ANIO1 Switch
REQAN2	Equivalent ANIO Switch Resistance @3.3V	-	450	-	Ohm	ANIO2 Switch
REQAINZ	Equivalent ANIO Switch Resistance @5V	-	350	-	Ohm	ANIO2 Switch
VDDC Chara	acteristics					
VDDCN	Normal Core Voltage 1.5V (Calibrated)	1.4	1.5	1.6	V	Normal Mode
VDDCS	Sleep Core Voltage 1.5V	-	1.42	-	V	Sleep Mode
Low Supply	(VDD) Voltage Detection					
VDET	Detection Range	2.0	-	4.8	V	
VDETHYS	Detection Hysteresis	-	100	-	mV	
ADC12 Cha	ADC12 Characteristics					
ADCLIN	ADC Linearity, Center range	-	+/- 2	-	LSB	
ADULIN	ADC Linearity, 0.2V to FS-0.2V	-	+/- 3	-	LSB	
ADCFQ	ADC Frequency	-	2	4	MHz	

25.4 AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 125°C)

Symbol	Parameter	Min	Тур	Max	Unit	Note
System Clo	ck and Reset			•		
FSYS	System Clock Frequency	-	16	33	MHz	
FIOSC	Crystal Oscillator Frequency	5	16	25	MHz	
TSIOSC	Stable Time for IOSC after power up	2	-	-	msec	After VDD > 2.0V
Supply Tim	ing					
TSUPRU	VDD Ramp Up time	1	-	50	msec	WST = 0 for 16MHz
TSUPRD	VDD Ramp Down Time	-	-	50	msec	
TPOR	Power On Reset Delay	-	5	-	msec	
IOSC						
	IOSC Calibrated 16MHz/32MHz	-1	0	+1	%	
FIOSC	IOSC Startup Time	-	-	1	μs	
FIUSC	Temperature and VDD variation 85°C	-2	0	+2	%	
	Temperature and VDD variation 125°C	-3	0	-3	%	
SOSC						
SOSC	Slow Oscillator frequency	-	128	-	KHz	
IO Timing						
TPD3 ++	Propagation Delay 3.3V No load	-	6	-	ns	
TPD3 ++	Propagation Delay 3.3V 25pF load	-	15	-	ns	
TPD3 ++	Propagation Delay 3.3V 50pF load	-	20	-	ns	
TPD3	Propagation Delay 3.3V No load	-	5	-	ns	
TPD3	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD3	Propagation Delay 3.3V 50pF load	-	15	-	ns	



Symbol	Parameter	Min	Тур	Мах	Unit	Note
TPD5 ++	Propagation Delay 3.3V No load	-	5	-	ns	
TPD5 ++	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD5 ++	Propagation Delay 3.3V 50pF load	-	16	-	ns	
TPD5	Propagation Delay 3.3V No load	-	4	-	ns	
TPD5	Propagation Delay 3.3V 25pF load	-	9	-	ns	
TPD5	Propagation Delay 3.3V 50pF load	-	12	-	ns	
Flash Memo	Flash Memory Timing					
TEMAC	Embedded Flash Access Time	-	40	45	ns	TWAIT must > TEMAC
TEMWR	Embedded Flash Write Time	-	20	25	μs	
TEMSER	Embedded Flash Sector Erase Time	-	2	2.5	ms	
TEMMER	Embedded Flash Mass Erase Time	-	10	12	ms	


25.5 Classification Reflow Profiles

Pb-Free Process-Package Classification Temperatures

Package Thickness	Volume mm3<350	Volume mm3: 350-2000	Volume mm3>2000
<1.6 mm	260°C	260°C	260°C
1.6 mm-2.5 mm	260°C	250°C	245°C
>=2.5 mm	250°C	245°C	245°C

Profile Feature	Pb-Free Assembly
Ramp-Up Rate (TL to Tp)	3 °C / second max.
Preheat – Temperature Min (Tsmin) to Max (Tsmax)	150~200 °C
-To,e (tsmin to tsmax)	60-120 seconds
Time maintained above – Temperature (TL)	217 °C
– Time (tL)	60-150 seconds
Peak package body temperature (Tp)(Note 2)	See package classification
Time within 5°C of specified classification Temperature (tp)	30 second min. (Note 3)
Ramp-Down Rate (Tp to TL)	6 °C / second max.
Time 25 °C to Peak Temperature	8 minutes max.
Number of applicable Temperature cycles	3 cycles max.








26. Packaging Outline


26.1 28-pin TSSOP

26.1.1 Recommended Land Pattern







26.1.2POD





s






SYMBOL	MILLIMETER			
STMDUL	MIN	NOM	MAX	
А	-	-	1.20	
A1	0.00	-	0.15	
A2	0.80	0.90	1.05	
D	9.60	9.70	9.80	
E	4.30	4.40	4.50	
E1	6	6.40BS	0	
L	0.45	0.60	0.75	
b	0.19	-	0.30	
S	0.20	-	-	
С	0.09	-	0.20	
θ	0 °	-	8 °	




26.2 24-pin TSSOP


26.2.1 Recommended Land Pattern






26.2.2POD








TOP VIEW

GAUGE PLANE

0.25




DETAIL 'A'

SYMBOL	MILLIMETER				
STMBOL	MIN	NOM	MAX		
Α	—	—	1.20		
A1	0.05	_	0.15		
A2	0.80	1.00	1.05		
D	7.70	7.80	7.90		
Е	4.30	4.40	4.50		
E1	6. 40BSC				
L	0.45	0.60	0.75		
b	0.19	—	0.30		
s	0.20	_	_		
с	0.09	_	0.20		
θ	0°	_	8°		




26.3 20-pin TSSOP


26.3.1 Recommended Land Pattern







26.3.2POD








TOP VIEW



END VIEW



SYMBOL	М	MILLIMETER				
SIMBOL	MIN	NOM	MAX			
А	—	—	1.20			
A1	0.05	—	0.15			
A2	0.80	1.00	1.05			
D	6.40	6.50	6.60			
Е	4.30	4.40	4.50			
E1	6. 40BSC					
L	0.45	0.60	0.75			
b	0.19	—	0.30			
s	0.20	—	—			
с	0.09	—	0.20			
θ	0°		8°			

Notes:


1. Controlling dimension: mm

2. Reference document: JEDEC M0-153




26.4 32-pin WQFN

26.4.1 Recommended Land Pattern





26.4.2POD



NOTE:


1. CONTROLLING DIMENSION : MM

2. REFERENCE DOCUMENT: JEDEC MO-220




26.5 32-pin LQFP

26.5.1 Recommended Land Pattern





26.5.2POD



SYMBOL	М	ILLIMETER	२		
STMBUL	MIN NOM		MAX		
А	—	—	1.60		
A1	0,05	—	0,15		
A2	1.35	1.40	1.45		
D	9.0BSC				
E	9.0BSC				
E1	7.0BSC				
D1	7,0BSC				
L1		1.0REF			
L	0.45	0.60	0.75		
с	0.09	—	0.20		
е	0.80BSC				
b	0.30	0.37	0.45		
θ	0°	3.5°	7°		

Notes:

- 1. Controlling dimension: mm
- 2. Reference document: JEDEC MS-026



27. Ordering Information

Temperature Range: -40°C to 125°C

Order Part No.	Package	QTY/Reel	Remark
IS32CS8977A-ZNLA3-TR	TSSOP-28, Lead-free	2500/Reel	
IS32CS8977B-ZNLA3-TR	TSSOP-24, Lead-free	2500/Reel	
IS32CS8977C-ZNLA3-TR	TSSOP-20, Lead-free	2500/Reel	
IS32CS8977-LQLA3	LQFP-32, Lead-free	250/Tray 2500/Box	
IS32CS8977-QWLA3-TR	WQFN-32, Lead-free	2500/Reel	

Copyright © 2024 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assumes all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

28. <u>Errata</u>





29. <u>Revisions</u>

Revision	Detailed Information	Date
00A	Previous Release	2020.11.03
A	 Add "Bits 4-7 of RSTCMD register can't be read". The above description is for Section 1.22 Reset - RSTCMD register Revise CS[4-0] of PWMCFG1 as below. CS[4-0] PWM Counting Clock Scaling The counting clock is (SYSCLK / (CS[4-0] + 1)). (PWM_Clock = (counting clock / 8192) for 12-bit configuration) (PWM_Clock = (counting clock / 2048) for 10-bit configuration) (PWM_Clock = (counting clock / 512) for 8-bit configuration) (PWM_Clock = (counting clock / 512) for 8-bit configuration) The above description is from Section 8 PWM Controller Revise "IOSC uses VDDC (instead of early description VDD15) as power supply and can be calibrated and trimmed." The above description is from Section 12.1 IOSC 16MHz/32MHz Revise RSTN Reset voltage VIHRS, VILRS and VRSHYS The above description is from Section 21.3 DC Electrical Characteristics Revise GPIO DC Characteristics REQAN1, and REQAN2 The above description is from Section 21.3 DC Electrical Characteristics Revise TCON register description. The above description applies to TCON descriptions in Section 1.5 Interrupt System and Section 1.9 System Timers – T0 and T1 TA/TB Protect support modification: * Remove TA Protect support for register WTST * Only support bit 0 RWT of WDCON register for TA Protect * Remove TB Protect support for register SLSHDATL, FLSHDATH, FLSHADL and FLSHADH * TB Protect support for register LVDCFG except bit 0 LVTIF Revise some typos Reword some contents for clear explanations WTST wait state cycle modification. For example, default WTST=0x07 and wait state cycle=8 	2022.09.26
В	 Update WTST description as "WTST holds the information about Program Memory access time" and modify "Wait State Cycle" as "Access Time (SYSCLK)" in the WTST setting table. The above description is from 1.2 Addressing Timing and Memory Modes Add "Halogen-Free compliant" claim for product features Reword some contents for clear explanations Modify assertion extension delay at reset scheme from 4ms to 130us at <u>Section</u> <u>1.22 Reset</u> 	2022.09.28
с	 Update Features for interrupt support as "All GPIO pins can be assigned to two external interrupts" Remove description of PGACAL[3-0] and add bit 7 PAGEN description of register APSCFGC in Section 16 Active Proximity Sensor Update "PIN Description and Multifunction Table" Add IFB addresses 34 & 35 Timer 0 TRIM function and update IFB address 41~43 as reserved. Please refer to Section 18 Information Block IFB Modify VDDH mentioned in Pin Description and Multifunction Table and other content as VDD to unify the names Update the operation descriptions for CRCMODE[2-0] of CCCFG register in Section 1.15 Checksum/CRC Accelerator Update power saving mode support for idle, stop, and sleep in "Features" section Add a reminder for Break Point and I2CS Debug applications Add "TSCA Compliance" support 	2023.07.28



Revision	Detailed Information	Date
D	 For PCON register bit idle, the "reset" in description "In Idle mode, CPU clock becomes inactive and the CPU and its integrated peripherals such as WDT1, and T0/T1/T2 are reset." will be updated as "stopped". This should also apply to CS8974 and CS8975 Delete "Note 2" and "Note 3" messages Update Figure 9-1 EUART2 with LIN Controller block diagram in EUART2 with LIN Controller Figure 13-1 for CS8979/CS8976 Fig 9-1 for CS8978 FCECEEN bit stated in "FLSHDATL (0xA020) Flash Controller Data Register" should be corrected as FCECCEN CS8977/CS8978/CS8979/CS8975/CS8976 	2024.05.15