#### **16-CHANNEL COLOR LED DRIVER**

July 2021

#### **GENERAL DESCRIPTION**

The IS31FL3726 is comprised of constant-current drivers designed for color LEDs. The output current value can be set using an external resistor. The output current value can be adjusted from 5mA to 60mA through the external resistor.

As a result, all outputs will have virtually the same current levels.

This driver incorporates 16-channel constant current outputs, a 16-bit shift register, a 16-bit latch and a 16-bit AND-gate circuit.

These drivers have been designed using the CMOS process.

#### **APPLICATIONAS**

- · Cellular phones
- MP3/MP4/CD/minidiskplayers
- Toys

#### **FEATURES**

- Output current capability and number of outputs: 60mA × 16 outputs
- Constant current range: 5mA to 60mA
- Application output voltage: ≥0.4V
- For anode-common LEDs
- Power supply voltage range, V<sub>DD</sub> = 3.3V to 5.5V
- Serial and parallel data transfer rate: 20MHz (Max. cascade connection)
- Operating temperature range, T<sub>A</sub>= -40°C ~ +85°C
- Package: QFN-24 (4mm×4mm) and eTSSOP-24
- Current accuracy (All output on)

Output	Current	Output	
voltage	Between Bits	Between ICs	Current
≥0.4V	±4%	±20%	5mA ~ 60mA

# TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit



# **TYPICAL APPLICATION CIRCUIT (CONTINUE)**




Figure 2 Typical Application Circuit (Synchronization-Work)





#### PIN CONFIGURATION

PIN CONFIGURA Package	Pin Configuration (Top View)
QFN-24	SERIAL-OUT
eTSSOP-24	GND

# IS31FL3726



# **PIN DESCRIPTION**

No.					
QFN	eTSSOP	Pin	Description		
1	22	SERIAL-OUT	Output terminal for serial data input on SERIAL-IN terminal.		
2	23	R-EXT	Input terminal used to connect an external resistor. This regulated the output current.		
3	24	VDD	Supply voltage terminal.		
4	1	GND	GND terminal for control logic.		
5	2	SERIAL-IN	Input terminal for serial data for data shift register.		
6	3	CLOCK	Input terminal for clock for data shift on rising edge.		
7	4	LATCH	Input terminal for data strobe When the LATCH input is driven High, data is not latched. When it is pulled Low ,data is latched.		
8 ~ 23	5~20	OUT0~OUT15	Constant-current output terminals.		
24	21	ENABLE	Input terminal for output enable.  All outputs (OUT0 to OUT15) are turned off, when the ENABLE terminal is driven High .And are turned on, when the terminal is driven Low.		
		Thermal Pad	Connect to GND.		



ORDERING INFORMATION Industrial Range: -40°C to +85°C

Order Part No.	Package	QTY	
IS31FL3726-QFLS2-TR	QFN-24, Lead-free	2500/Reel	
IS31FL3726-ZLS2-TR IS31FL3726-ZLS2	eTSSOP-24, Lead-free	2500/Reel 62/Tube	




Copyright © 2021 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



# **FUNCTIONAL BLOCK DIAGRAM**






Figure 3 Timing Diagram

Warning: Latch circuit is leveled-latch circuit. Be careful because it is not triggered-latch circuit.

Note 1: The latches circuit holds data by pulling the LATCH terminal Low. And, when LATCH terminal is a High level, latch circuit doesn't hold data, and it passes from the input to the output. When ENABLE terminal is a Low level, output terminal OUTO to OUT15 respond to the data, and on and off does. And, when ENABLE terminal is a High level, it offs with the output terminal regardless of the data.

# **Truth Table**

CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0OUT7 OUT15	SERIAL-OUT
	Н	L	Dn	DnDn-7Dn-15	Dn-15
	Ļ	L	Dn+1	No change	Dn-14
	Н	L	Dn+2	Dn+2Dn-5Dn-13	Dn-13
<b>→</b>	Х	L	Dn+3	Dn+2Dn-5Dn-13	Dn-13
<b>T</b>	Х	Н	Dn+3	OFF	Dn-13

Note 2: OUT0 to OUT15 =On when Dn = H; OUT0 to OUT15 =Off when Dn = L. In order to ensure that the level of the power supply voltage is correct, an external resistor must be connected between R-EXT and GND.

Warning: The following conditions, ENABLE=0, LATCH=1, SERIAL-IN=1, cannot be configured at the same time when power on, or IS31FL3726 will be abnormal.

# **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, V <sub>DD</sub>	-0.3V ~ +6.0V
Voltage at any input pin	-0.3V ~ V <sub>DD</sub> +0.2V
Maximum junction temperature, T <sub>JMAX</sub>	+150°C
Storage temperature range, T <sub>STG</sub>	-65°C ~ +150°C
Operating temperature range, T <sub>A</sub> =T <sub>J</sub>	-40°C ~ +85°C
Junction Package thermal resistance, junction to ambient (4 layer	29.1°C/W (QFN)
standard test PCB based on JEDEC standard), θ <sub>JA</sub>	77.9°C/W (eTSSOP)
ESD (HBM)	±3kV
ESD (CDM)	±1kV

**Note 3:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# RECOMMENDED OPERATING CONDITION

 $T_A = 25$ °C, unless otherwise specified.

Symbol	Characteristic	Condition	Min.	Тур.	Max.	Unit
Vout	Output voltage			0.7	4	V
fclk	Clock frequency (Note 4)	Cascade connected			20	MHz
$t_{wLAT}$	LATCH pulse width	Cascade connected	50			ns
twclk	CLOCK pulse width		25			ns
4		Upper, I <sub>OUT</sub> = 20mA	20			
t <sub>wENA</sub>	ENABLE pulse width (Note 4, 5)	Lower, I <sub>OUT</sub> = 20mA	20			μs
t <sub>SETUP1</sub>	Set-up time for CLOCK terminal		10			ns
t <sub>HOLD</sub>	Hold time for CLOCK terminal		10			ns
tsetup2	Set-up time for LATCH terminal		50			ns

Note 4: Guaranteed by design.

Note 5: When the pulse of the Low level is input to the ENABLE terminal held in the High level.



# IS31FL3726



# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C,  $V_{DD} = 3.3V \sim 5.5V$ , unless otherwise specified.

Symbol	Characteristic	Condition		Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	Normal operation		3.3		5.5	V
I <sub>OUT1</sub>	Output ourrant	$V_{OUT} = 0.4V$ $V_{DD} = 3.3V$	D= 1k0	15	18.7	22	mΛ
Іоит2	Output current	$V_{OUT} = 0.4V$ $V_{DD} = 5.5V$	$R_{EXT} = 1k\Omega$	15	18.9	22	mA
∆Іо∪т1	Output current error between bits	V <sub>OUT</sub> ≥0.4V, All outputs on	R <sub>EXT</sub> = 1kΩ		±3	±4	%
loz	Output leakage current input voltage	V <sub>OUT</sub> = 5.0V				1	μА
VIH	Input voltage			1.4			V
$V_{IL}$	iliput voltage	voltage				0.4	V
$V_{OL}$		I <sub>OL</sub> = 1.0mA, V <sub>DD</sub> = 3.3V				0.3	
VOL	SOUT terminal voltage	I <sub>OL</sub> = 1.0mA, V <sub>DD</sub> = 5V				0.3	V
V	3001 terminal voltage	I <sub>OH</sub> = -1.0mA, V <sub>DD</sub> = 3.3V		3			V
Vон		I <sub>OH</sub> = -1.0mA, V <sub>DD</sub> = 5V		4.7			
%/V <sub>DD</sub>	Output current supply voltage regulation	When $V_{DD}$ is changed 3.3V to 5.5V			-1		%
R <sub>(UP)</sub>	Pull-up resistor	ENABLE termina	al	250	500	750	kΩ
$R_{(DOWN)}$	Pull-down resistor	LATCH terminal		230	300	730	K22
I <sub>DD(OFF)1</sub>		V <sub>OUT</sub> = 5V	R <sub>EXT</sub> = OPEN		1		
I <sub>DD(OFF)2</sub>	Supply current	V <sub>OUT</sub> = 5V All outputs off	R <sub>EXT</sub> = 1kΩ		4.5		mA
I <sub>DD(ON)1</sub>		V <sub>OUT</sub> = 0.7V All outputs on	R <sub>EXT</sub> = 1kΩ		5		



# **SWITCHING CHARACTERISTICS**

T<sub>A</sub> = 25°C, unless otherwise specified.

Symbol	Characteristic	Condition	Min.	Тур.	Max.	Unit
t <sub>pLH1</sub>		CLK-OUTn, LATCH = "H" ENABLE = "L"		80	200	
t <sub>pLH2</sub>		LATCH-OUTn, ENABLE = "L"		80	200	
$t_{\text{pLH3}}$		ENABLE-OUTn, LATCH = "H"		2000		
$t_{pLH}$	Duan anation dalari	CLK-SERIAL OUT	3	5		
t <sub>pHL1</sub>	Propagation delay	CLK-OUTn, LATCH = "H" ENABLE = "L"		160	250	ns
t <sub>pHL2</sub>		LATCH-OUTn, ENABLE = "L"		160	250	
t <sub>pHL3</sub>		ENABLE-OUTn, LATCH = "H"		200	350	
$t_{pLH}$		CLK-SERIAL OUT	4	6		
tor	Output rise time	10%~90% of voltage waveform	30	150	200	ns
tof	Output fall time	90%~10% of voltage waveform	150	200	250	ns
t <sub>r</sub>	Maximum CLOCK rise time	Mile are most are DOD (Master)			5	μs
<b>t</b> f	Maximum CLOCK fall time	When not on PCB (Note)			5	μs

Conditions: (Refer to test circuit.)

Topr =  $25^{\circ}$ C,  $V_{DD}=V_{IH}=3.3$ V and 5V,  $V_{OUT}=0.7$ V,  $V_{IL}=0$ V,  $R_{EXT}=1000\Omega$ ,  $V_{L}=3.0$ V,  $R_{L}=60\Omega$ ,  $C_{L}=10.5$ pF

#### Note 6:

- 1. If the device is connected in a cascade and tr/tf for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully.
- 2. Delay between outputs. The IS31FL3726 has graduated delay circuits between outputs. The fixed delay time is 5ns (typical), OUT1 has 5ns delay, OUT2 has 10 ns delay, etc. This delay prevents large inrush currents, which reduce power supply bypass capacitor requirements when the outputs turn on. The delay works during switch on and switch off of each output channel. LEDs that have not turned on before ENABLE is low will still turn on and off at the determined delayed time regardless of the state of ENABLE. Therefore, every LED will be illuminated for the amount of time ENABLE is pulled high.





Figure 4 Test Diagram




# **TIMING WAVEFORM**


# 1. CLOCK, SERIAL-IN, SERIAL-OUT



# 2. CLOCK, SERIAL-IN, LATCH, ENABLE, OUTn



# 3. OUTn





# **TYPICAL OPERATING CHARACTERISTICS**

#### ADJUSTING OUTPUT CURRENT


The output current of each channel is set by an external resistor  $R_{\text{EXT}}$ , the relationship between  $I_{\text{OUT}}$  and  $R_{\text{EXT}}$  is:

 $I_{OUT} = (V_{R-EXT}/R_{EXT}) \times 52$ 

the  $V_{\text{R-EXT}}$  is 0.36V in the IS31FL3726,so we can count the  $I_{\text{OUT}}$  as :

 $I_{OUT} = 0.36 \times 52/R_{EXT}$ .

As show in the figure below:



# **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 5 Classification Profile




# **PACKAGE INFORMATION**

# QFN-24






# eTSSOP-24




# **RECOMMENDED LAND PATTERN**

# QFN-24



# eTSSOP-24



#### Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.





# **REVISION HISTORY**

Revision	Detail Information	Date
В	Initial release	2013.06.18
С	1. Update the Title 2. Add RECOMMENDED LAND PATTERN 3. Add REVISION HISTORY 4. Add RJA and ESD value 5. Add Figure 2 for Synchronization-Work	2018.05.30
D	Add "End of Life" watermark	2021.07.15

