## 12×16 DOTS MATRIX LED DRIVER

February 2024

## GENERAL DESCRIPTION

The IS31FL3723 is a general purpose $12 \times 16$ LEDs matrix driver with $1 / 12$ cycle rate. The device can be programmed via an I2C compatible interface. Each LED can be dimmed individually with 8-bit PWM data which allowing 256 steps of linear dimming.

IS31FL3723 features 3 Auto Breathing Modes which are noted as ABM-1, ABM-2 and ABM-3. For each Auto Breathing Mode, there are 4 timing characters which include current rising / holding / falling / off time and 3 loop characters which include Loop-Beginning / LoopEnding / Loop-Times. Every LED can be configured to be any Auto Breathing Mode or No-Breathing Mode individually.

Each LED open and short state can be detected, IS31FL3723 store the open or short information in Open-Short Registers. The Open-Short Registers allowing MCU to read out via I2C compatible interface. Inform MCU whether there are LEDs open or short and the locations of open or short LEDs.

The IS31FL3723 operates from 2.7 V to 5.5 V and features a very low shutdown and operational current.

IS31FL3723 is available in QFN-48 ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) and eTQFP-48 packages. It operates from 2.7 V to 5.5 V over the temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## FEATURES

- Supply voltage range: 2.7 V to 5.5 V
- 16 current source outputs for row control
- 12 switch current inputs for column scan control
- Up to 192 LEDs $(12 \times 16)$ in dot matrix
- Programmable $12 \times 16$ ( 64 RGBs) matrix size with de-ghost function
- 1 MHz I 2 C -compatible interface
- $1.05 \mathrm{kHz} / 2.1 \mathrm{kHz} / 4.2 \mathrm{kHz} / 8.4 \mathrm{kHz} / 26.7 \mathrm{kHz}$ PWM frequency options
- 256 steps Global Current Setting
- Selectable 3 Auto Breath Modes for each dot
- Auto Breath Loop Features interrupt pin inform MCU Auto Breath Loop completed
- Auto Breath offers 128 steps gamma current, interrupt and state look up registers
- Individual Auto Breath Mode select
- Individual on/off control
- Individual 256 PWM control steps
- Individual open and short error detect function
- Cascade for synchronization of chips
- QFN-48 ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) and eTQFP-48 packages
- RoHS \& Halogen-Free Compliance
- TSCA Compliance


## APPLICATIONS

- Hand-held devices for LED display
- Gaming device (Keyboard, Mouse etc.)
- LED in white goods application


## TYPICAL APPLICATION CIRCUIT



Figure 1 Typical Application Circuit ( $12 \times 16$ )

## TYPICAL APPLICATION CIRCUIT (CONTINUED)



Figure 2 Typical Application Circuit (RGB)


Figure 3 Typical Application Circuit (Eight Parts Synchronization-Work)
Note 1: IC should be placed far away from the antenna in order to prevent the EMI.
Note 2: Electrolytic/Tantalum Capacitor maybe considered for high current application to avoid audible noise interference.
Note 3: The VIO should be $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IO}} \leq \mathrm{V}_{\mathrm{Cc}}$. And it is recommended to be equal to $\mathrm{V}_{\mathrm{OH}}$ of the micro controller. For example, if $\mathrm{V}_{\mathrm{OH}}=1.8 \mathrm{~V}$, set $\mathrm{V}_{\mathrm{IO}}=1.8 \mathrm{~V}$, if $\mathrm{V}_{\mathrm{OH}}=3.3 \mathrm{~V}$, set $\mathrm{V}_{\mathrm{IO}}=3.3 \mathrm{~V}$.
Note 4: One system should contain only one master, all slave parts should be configured as slave mode before the master is configured as master mode. Work as master mode or slave mode specified by Configuration Register (Function register, address 00h). Master part output master clock, and all the other parts which work as slave input this master clock.

PIN CONFIGURATION

| Package | Pin Configuration (Top View) |
| :---: | :---: |
| QFN-48 |  |
| eTQFP-48 |  |

## PIN DESCRIPTION

| No. | Pin | Description |
| :---: | :---: | :---: |
| 1,36 | NC | Not connect. |
| $\begin{aligned} & \text { 2~4,6~11, } \\ & 13 \sim 15 \end{aligned}$ | SW1~SW12 | Switch pin for LED matrix scanning. |
| 5,12 | PGND | Power GND. |
| $\begin{aligned} & 16 \sim 19,21 \sim 28, \\ & 30 \sim 33 \end{aligned}$ | CS1~CS16 | Current Source. |
| 20, 29 | PVCC | Power for current source. |
| 34 | AGND | Analog GND. |
| 35 | ISET | Input terminal used to connect an external resistor. This regulates current source DC current value. |
| 37 | AVCC | Power for analog circuits. |
| 38 | DVCC | Power for digital circuits. |
| 39 | VIO | Input logic reference voltage. |
| 40 | SYNC | Synchronize pin. It is used for more than one part work synchronize. If it is not used please float this pin. |
| 41 | SDA | I2C compatible serial data. |
| 42 | SCL | I2C compatible serial clock. |
| 43 | ADDR1 | I2C address setting. |
| 44 | ADDR2 | I2C address setting. |
| 45 | INTB | Interrupt output pin. Register FOh sets the function of the INTB pin and active low when the interrupt event happens. Can be NC (float) if interrupt function no used. |
| 46 | SDB | Shutdown the chip when pull to low. |
| 47 | IICRST | Reset I2C when pull high, need to pull down when normal operation. |
| 48 | GND | Connect to GND. |
|  | Thermal Pad | Need to connect to GND pins. |

ORDERING INFORMATION
Industrial Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Order Part No. | Package | QTY |
| :--- | :--- | :--- |
| IS31FL3723-QFLS4-TR | QFN-48, Lead-free | $2500 /$ Reel |
| IS31FL3723-TQLS4-TR | eTQFP, Lead-free | 2500/Reel |
| IS31FL3723-TQLS4 | eTQFP, Lead-free | 250/Tray |

Copyright © 2024 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, V CC | $-0.3 \mathrm{~V} \sim+6.0 \mathrm{~V}$ |
| :--- | :--- |
| Voltage at any input pin | $-0.3 \mathrm{~V} \sim \mathrm{~V} \mathrm{VC}+0.3 \mathrm{~V}$ |
| Maximum junction temperature, TJMAX | $+150^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {scG }}$ | $-65^{\circ} \mathrm{C} \sim+150^{\circ} \mathrm{C}$ |
| Operating temperature range, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$ | $-40^{\circ} \mathrm{C} \sim+125^{\circ} \mathrm{C}$ |
| Package thermal resistance, junction to ambient (4-layer standard test PCB based | $37.2^{\circ} \mathrm{C} / \mathrm{W}$ (QFN) |
| on JESD 51-2A), $\theta_{\mathrm{JA}}$ | $38.5^{\circ} \mathrm{C} / \mathrm{W}$ (eTQFP) |
| ESD (HBM) | $\pm 8 \mathrm{kV}$ |
| ESD (CDM) | $\pm 750 \mathrm{~V}$ |

Note 5: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS
The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 2.7 |  | 5.5 | V |
| Icc | Quiescent power supply current | $\mathrm{V}_{\text {SDB }}=\mathrm{V}_{\mathrm{cc}}$, all LEDs off |  | 2 | 3 | mA |
| ISD | Shutdown current | $V_{\text {SDB }}=0 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {sDB }}=\mathrm{V}_{\mathrm{cc}}$, Configuration Register written "0000 0000 |  | 2 | 5 |  |
| lout | Maximum constant current of CS1~CS16 | $\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega$ | 38 | 42 | 46 | mA |
| Iled | Average current on each LED $\text { ILED }=\text { lout/12.75 }$ | $\begin{aligned} & \mathrm{RISET}=20 \mathrm{k} \Omega, \mathrm{GCC}=255, \\ & \mathrm{PWM}=255 \end{aligned}$ | 2.98 | 3.29 | 3.61 | mA |
| $V_{\text {HR }}$ | Current sink headroom voltage SW1~SW12 | $\mathrm{I}_{\text {sink }}=672 \mathrm{~mA}($ Note 6,7$)$ |  | 300 | 400 | mV |
|  | Current source headroom voltage CS1~CS16 | Isource $=42 \mathrm{~mA} \mathrm{(Note} \mathrm{6)}$ |  | 150 | 200 |  |
| tscan | Period of scanning | PFS= "000" (8.4kHz) | 90 | 110 | 130 | $\mu \mathrm{s}$ |
|  |  | PFS= "010" (26.7kHz) | 30 | 35 | 40 |  |
|  |  | PFS= "011" (2.1kHz) | 360 | 440 | 520 |  |
| $\mathrm{t}_{\mathrm{NOL}}$ | Non-overlap blanking time during scan, the SWy and CSx are all off during this time | PFS= "000" (8.4kHz) | 6.14 | 6.875 | 8.87 | $\mu \mathrm{s}$ |
|  |  | PFS= "010" (26.7kHz) | 2.08 | 2.43 | 2.77 |  |
|  |  | PFS= "011" (2.1kHz) | 24.5 | 30 | 35.5 |  |
| Logic Electrical Characteristics (SDA, SCL, ADDR1, ADDR2, SYNC, SDB) |  |  |  |  |  |  |
| VIL | Logic "0" input voltage | $\mathrm{V}_{10}=3.6 \mathrm{~V}$ | GND |  | $0.2 \mathrm{~V}_{10}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" input voltage | $\mathrm{V}_{10}=3.6 \mathrm{~V}$ | $0.75 \mathrm{~V}_{10}$ |  | V 10 | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input Schmitt trigger hysteresis | $\mathrm{V}_{10}=3.6 \mathrm{~V}$ |  | 0.2 |  | V |
| Vol | Logic "0" output voltage for SYNC | $\mathrm{loL}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| Voh | Logic "1" output voltage for SYNC | $\mathrm{l} \mathrm{loh}=8 \mathrm{~mA}$ | $0.75 \mathrm{~V}_{10}$ |  |  | V |
| IIL | Logic "0" input current | $\mathrm{V}_{\text {Input }}=0 \mathrm{~V}$ ( Note 8) |  | 5 |  | nA |
| $\mathrm{IIH}^{\text {H}}$ | Logic "1" input current | $\mathrm{V}_{\text {InPUT }}=\mathrm{V}_{\text {IO }}($ Note 8) |  | 5 |  | nA |

DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 8)

| Symbol | Parameter | Fast Mode |  |  | Fast Mode Plus |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathrm{SCL}}$ | Serial-clock frequency | - |  | 400 | - |  | 1000 | kHz |
| $t_{\text {BuF }}$ | Bus free time between a STOP and a START condition | 1.3 |  | - | 0.5 |  | - | $\mu \mathrm{s}$ |
| thd, STA | Hold time (repeated) START condition | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| tsu, STA | Repeated START condition setup time | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| tsu, sto | STOP condition setup time | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| thd, DAT | Data hold time | - |  | - | - |  | - | $\mu \mathrm{s}$ |
| tsu, dat | Data setup time | 100 |  | - | 50 |  | - | ns |
| tıow | SCL clock low period | 1.3 |  | - | 0.5 |  | - | $\mu \mathrm{s}$ |
| thigh | SCL clock high period | 0.7 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| $t_{R}$ | Rise time of both SDA and SCL signals, receiving | - |  | 300 | - |  | 120 | ns |
| $t_{\text {F }}$ | Fall time of both SDA and SCL signals, receiving | - |  | 300 | - |  | 120 | ns |

Note 6: In case of $R_{\text {ISET }}=20 \mathrm{k} \Omega$, Global Current Control Register (PG3, 01h ) written "1111 1111", GCC = "1111 1111".
Note 7: All LEDs are on and PWM = "1111 1111", GCC = "1111 1111".
Note 8: Guaranteed by design.

FUNCTIONAL BLOCK DIAGRAM


## DETAILED DESCRIPTION

## I2C INTERFACE

The IS31FL3723 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3723 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to " 0 " for a write command and set $A 0$ to " 1 " for a read command. The value of bits A1 and A2 are decided by the connection of the ADDR1 pin. The value of bits A3 and $A 4$ are decided by the connection of the ADDR2 pin

The complete slave address is:
Table 1 Slave Address:

| ADDR2 | ADDR1 | A7:A5 | A4:A3 | A2:A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | GND | 101 | 00 | 00 | 0/1 |
| GND | SCL |  | 00 | 01 |  |
| GND | SDA |  | 00 | 10 |  |
| GND | VCC |  | 00 | 11 |  |
| SCL | GND |  | 01 | 00 |  |
| SCL | SCL |  | 01 | 01 |  |
| SCL | SDA |  | 01 | 10 |  |
| SCL | VCC |  | 01 | 11 |  |
| SDA | GND |  | 10 | 00 |  |
| SDA | SCL |  | 10 | 01 |  |
| SDA | SDA |  | 10 | 10 |  |
| SDA | VCC |  | 10 | 11 |  |
| VCC | GND |  | 11 | 00 |  |
| VCC | SCL |  | 11 | 01 |  |
| VCC | SDA |  | 11 | 10 |  |
| VCC | VCC |  | 11 | 11 |  |

ADDR1/2 connected to GND, (A2:A1)/(A4:A3) $=00$; ADDR1/2 connected to VCC, (A2:A1)/(A4:A3)=11; ADDR1/2 connected to SCL, (A2:A1)/(A4:A3)=01; ADDR1/2 connected to SDA, (A2:A1)/(A4:A3)=10;

The SCL line is uni-directional. The SDA line is bidirectional (open-drain) with a pull-up resistor (typically $1 \mathrm{k} \Omega$ ). The maximum clock frequency specified by the I2C standard is 1 MHz . In this discussion, the master is the microcontroller and the slave is the IS31FL3723.

The timing diagram for the I2C is shown in Figure 4. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3723's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3723 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3723, the register address byte is sent, most significant bit first. IS31FL3723 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3723 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

## ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3723, load the address of the data register that the first data byte is intended for. During the IS31FL3723 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3723 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS31FL3723 (Figure 7).

## READING OPERATION

Register FEh, F1h, 18h~45h of Page 0 and 11 h of Page 3 can be read.

To read the FEh and F1h, after I2C start condition, the bus master must send the IS31FL3723 device address with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set to " 0 ", followed by the register address (FEh or F1h) which determines which register is accessed. Then restart I2C, the bus master should send the IS31FL3723 device address with the R/W bit set to "1". Data from the register defined by the command byte is then sent from the IS31FL3723 to the master (Figure 8).

To read the $18 \mathrm{~h} \sim 45 \mathrm{~h}$ of Page 0 and 11 h of Page 3, the FDh should write with 00 h before follow the Figure 8 sequence to read the data, that means, when you want to read $18 \mathrm{~h} \sim 45 \mathrm{~h}$ of Page 0 and 11 h of Page 3 the FDh should point to Page 0 first and you can read the Page 0 data.


Figure 4 Interface Timing


Figure 5 Bit Transfer


Figure 6 Writing to IS31FL3723 (Typical)


Figure 7 Writing to IS31FL3723 (Automatic Address Increment)


Figure 8 Reading from IS31FL3723

## REGISTER DEFINITION-1

| Address | Name | Function | Table | R/W | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FDh | Command Register | Available Page 0 to Page 3 Registers | 2 | W | xxxx xxxx |
| FEh | Command Register Write lock | To lock/unlock Command Register | 3 | R/W | 00000000 |
| F0h | Interrupt Mask Register | Configure the interrupt function | 4 | W |  |
| F1h | Interrupt Status Register | Show the interrupt status | 5 | R |  |

## REGISTER CONTROL



Table 2 FDh Command Register (Write Only)

| Data | Function |
| :---: | :--- |
| 00000000 | Point to Page 0 (PG0, LED Control Register is available) |
| 00000001 | Point to Page 1 (PG1, PWM Register is available) |
| 00000010 | Point to Page 2 (PG2, Auto Breath Mode Register is available) |
| 00000011 | Point to Page 3 (PG3, Function Register is available) |
| Others | Reserved |

Note: FDh is locked when power up, need to unlock this register before write command to it. See Table 3 for detail.
The Command Register should be configured first after writing in the slave address to choose the available register. Then write data in the choosing register. Power up default state is "0000 0000".
For example, when write "0000 0001" in the Command Register (FDh), the data which writing after will be stored in PWM Register (Page1).

Table 3 FEh Command Register Write Lock (Read/Write)

| Bit | D7:D0 |
| :---: | :---: |
| Name | CRWL |
| Default | 00000000 (FDh write disable) |

To select the PG0~PG3, need to unlock this register first, with the purpose to avoid misoperation of this register. When FEh is written with $0 x C 5$, FDh is allowed to modify once, after the FDh is modified the FEh will reset to be 0x00 at once.

CRWL Command Register Write Lock
0x00 FDh write disable
0xC5 FDh write enable once

Table 4 FOh Interrupt Mask Register (Write Only)

| Bit | D7:D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | - | IAC | - | IS | IO |
| Default | 0000 | 0 | 0 | 0 | 0 |

Configure the interrupt function for IC.

## IAC Auto Clear Interrupt Bit

$0 \quad$ Interrupt could not auto clear
1 Interrupt auto clear when INTB stay low exceeds 8 ms

IS Dot Short Interrupt Bit
$0 \quad$ Disable dot short interrupt
1 Enable dot short interrupt

10 Dot Open Interrupt Bit
0 Disable dot open interrupt
1 Enable dot open interrupt

Table 5 F1h Interrupt Status Register
(Read Only)

| Bit | D7:D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | - | ABM3 | ABM2 | ABM1 | SB | OB |
| Default | 000 | 0 | 0 | 0 | 0 | 0 |

Show the interrupt status for IC.

ABM3 Auto Breath Mode 3 Finish Bit $0 \quad$ ABM3 not finish
1 ABM3 finish
ABM2 Auto Breath Mode 2 Finish Bit
$0 \quad$ ABM2 not finish
1 ABM2 finish

ABM1 Auto Breath Mode 1 Finish Bit
$0 \quad$ ABM1 not finish
1 ABM1 finish

SB Short Bit
$0 \quad$ No short
1 Short happens
OB Open Bit
$0 \quad$ No open
1 Open happens

REGISTER DEFINITION-2

| Address | Name | Function | Table | R/W | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PG0 (0x00): LED Control Register |  |  |  |  |  |
| 00h ~ 17h | LED On/Off Register | Set on or off state for each LED | 7 | W | 00000000 |
| 18h ~ 2Fh | LED Open Register | Store open state for each LED | 8 | R |  |
| 30h~47h | LED Short Register | Store short state for each LED | 9 | R |  |
| PG1 (0x01): PWM Register |  |  |  |  |  |
| 00h~BFh | PWM Register | Set PWM duty for LED | 10 | W | 00000000 |

PG2 (0x02): Auto Breath Mode Register

| 00h~BFh | Auto Breath Mode Register | Set operating mode of each dot | 11 | W | 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PG3 (0x03): Function Register |  |  |  |  |  |
| 00h | Configuration Register | Configure the operation mode | 13 | W | 00000000 |
| 01h | Global Current Control Register | Set the global current | 14 | W |  |
| 02h | Auto Breath Control Register 1 of ABM-1 | Set fade in and hold time for breath function of ABM-1 | 15 | W |  |
| 03h | Auto Breath Control Register 2 of ABM-1 | Set the fade out and off time for breath function of ABM-1 | 16 | W |  |
| 04h | Auto Breath Control Register 3 of ABM-1 | Set loop characters of ABM-1 | 17 | W |  |
| 05h | Auto Breath Control Register 4 of ABM-1 | Set loop characters of ABM-1 | 18 | W |  |
| 06h | Auto Breath Control Register 1 of ABM-2 | Set fade in and hold time for breath function of ABM-2 | 15 | W |  |
| 07h | Auto Breath Control Register 2 of ABM-2 | Set the fade out and off time for breath function of ABM-2 | 16 | W |  |
| 08h | Auto Breath Control Register 3 of ABM-2 | Set loop characters of ABM-2 | 17 | W |  |
| 09h | Auto Breath Control Register 4 of ABM-2 | Set loop characters of ABM-2 | 18 | W |  |
| OAh | Auto Breath Control Register 1 of ABM-3 | Set fade in and hold time for breath function of ABM-3 | 15 | W |  |
| 0Bh | Auto Breath Control Register 2 of ABM-3 | Set the fade out and off time for breath function of ABM-3 | 16 | W |  |
| 0Ch | Auto Breath Control Register 3 of ABM-3 | Set loop characters of ABM-3 | 17 | W |  |
| 0Dh | Auto Breath Control Register 4 of ABM-3 | Set loop characters of ABM-3 | 18 | W |  |
| OEh | Time Update Register | Update the setting of 02h $\sim 0 \mathrm{Dh}$ registers | - | W |  |
| OFh | SWy Pull-Up Resistor Selection Register | Set the pull-up resistor for SWy | 19 | W |  |
| 10h | CSx Pull-Down Resistor Selection Register | Set the pull-down resistor for CSx | 20 | W |  |
| 11h | Reset Register | Reset all register to POR state | - | R |  |

Table 6 Page 0 (PG0, 0x00): LED Control Register

| LED Location |  | LED On/Off Register |  | LED Open Register |  | LED Short Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1(CS1~ CS8) | SW1(CS9~ CS16) | 00h | 01h | 18h | 19h | 30h | 31h |
| SW2(CS1~ CS8) | SW2(CS9~ CS16) | 02h | 03h | 1Ah | 1Bh | 32h | 33h |
| SW3(CS1~ CS8) | SW3(CS9~ CS16) | 04h | 05h | 1Ch | 1Dh | 34h | 35h |
| SW4(CS1~ CS8) | SW4(CS9~ CS16) | 06h | 07h | 1Eh | 1Fh | 36h | 37h |
| SW5(CS1~ CS8) | SW5(CS9~ CS16) | 08h | 09h | 20h | 21h | 38h | 39h |
| SW6(CS1~ CS8) | SW6(CS9~ CS16) | 0Ah | OBh | 22h | 23h | 3Ah | 3Bh |
| SW7(CS1~ CS8) | SW7(CS9~ CS16) | 0Ch | ODh | 24h | 25h | 3Ch | 3Dh |
| SW8(CS1~ CS8) | SW8(CS9~ CS16 | 0Eh | OFh | 26h | 27h | 3Eh | 3Fh |
| SW9(CS1~ CS8) | SW9(CS9~ CS16) | 10h | 11h | 28h | 29h | 40h | 41h |
| SW10(CS1~ CS8) | SW10(CS9~ CS16) | 12h | 13h | 2Ah | 2Bh | 42h | 43h |
| SW11(CS1~ CS8) | SW11(CS9~ CS16) | 14h | 15h | 2Ch | 2Dh | 44h | 45h |
| SW12(CS1~ CS8) | SW12(CS9~ CS16) | 16h | 17h | 2Eh | 2Fh | 46h | 47h |

Table 7 00h ~ 17h LED On/Off Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | $\mathrm{C}_{\mathrm{cs8} 8}: \mathrm{C}_{\mathrm{cs1} 1}$ or $\mathrm{C}_{\mathrm{cs16}}: \mathrm{C}_{\mathrm{cs9}}$ |
| Default | 00000000 |

The LED On/Off Registers store the on or off state of each LED in the Matrix.

| Clx-y | LED State Bit |
| :--- | :--- |
| 0 | LED off |
| 1 | LED on |

Table 8 18h~2Fh LED Open Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | $\mathrm{OP}_{8}: \mathrm{OP}_{1}$ or $\mathrm{OP}_{16}: \mathrm{OP}_{9}$ |
| Default | 00000000 |

The LED Open Registers store the open or normal state of each LED in the Matrix.

| OPx | LED Open Bit |
| :--- | :--- |
| 0 | LED normal |
| 1 | LED open |

Page 1 (PG1, 0x01): PWM Register

| PVCC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| L | B0 | B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | BA | BB | BC | BD | BE | BF | SW12 |  |
| K | A0 | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | AA | AB | AC | AD | AE | AF | W11 |  |
| J | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 9B | 9C | 9D | 9E | 9F | SW10 |  |
| I | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8A | 8B | 8C | 8D | 8E | 8F | sw9 |  |
| H | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 7B | 7C | 7D | 7E | 7F | SW8 |  |
| G | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6B | 6C | 6D | 6E | 6F | SW7 |  |
| F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F | SW6 |  |
| E | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | SW5 |  |
| D | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F | SW4 |  |
| C | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | SW3 |  |
| B | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | SW2 |  |
| A | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | SW1 |  |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |  |  |

Figure 9 PWM Register

Table 10 00h~BFh PWM Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | PWM |
| Default | 00000000 |

Each dot has a byte to modulate the PWM duty in 256 steps.
The value of the PWM Registers decides the average current of each LED noted ILed.
Iled computed by Formula (1):

$$
\begin{align*}
I_{L E D}= & \frac{P W M}{256} \times I_{\text {OUT }} \times D u t y  \tag{1}\\
& P W M=\sum_{n=0}^{7} D[n] \cdot 2^{n}
\end{align*}
$$

Page 2 (PG2, 0x02): Auto Breath Mode Register


Figure 10 Auto Breath Mode Selection Register

Table 11 00h ~ BFh Auto Breath Mode Register

| Bit | D7:D2 | D1:D0 |
| :---: | :---: | :---: |
| Name | - | ABMS |
| Default | - | 00 |

The Auto Breath Mode Register sets operating mode of each dot.

ABMS Auto Breath Mode Selection Bit
00 PWM control mode
01 Select Auto Breath Mode 1 (ABM-1)
10 Select Auto Breath Mode 2 (ABM-2)
11 Select Auto Breath Mode 3 (ABM-3)

Table 12 Page 3 (PG3, 0x03): Function Register

| Register | Name | Function | R/W | Default |
| :---: | :---: | :---: | :---: | :---: |
| 00h | Configuration Register | Configure the operation mode | W | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| 01h | Global Current Control Register | Set the global current | W |  |
| 02h | Auto Breath Control Register 1 of ABM-1 | Set fade in and hold time for breath function of ABM-1 | W |  |
| 03h | Auto Breath Control Register 2 of ABM-1 | Set the fade out and off time for breath function of ABM-1 | W |  |
| 04h | Auto Breath Control Register 3 of ABM-1 | Set loop characters of ABM-1 | W |  |
| 05h | Auto Breath Control Register 4 of ABM-1 | Set loop characters of ABM-1 | W |  |
| 06h | Auto Breath Control Register 1 of ABM-2 | Set fade in and hold time for breath function of ABM-2 | W |  |
| 07h | Auto Breath Control Register 2 of ABM-2 | Set the fade out and off time for breath function of ABM-2 | W |  |
| 08h | Auto Breath Control Register 3 of ABM-2 | Set loop characters of ABM-2 | W |  |
| 09h | Auto Breath Control Register 4 of ABM-2 | Set loop characters of ABM-2 | W |  |
| OAh | Auto Breath Control Register 1 of ABM-3 | Set fade in and hold time for breath function of ABM-3 | W |  |
| OBh | Auto Breath Control Register 2 of ABM-3 | Set the fade out and off time for breath function of ABM-3 | W |  |
| 0Ch | Auto Breath Control Register 3 of ABM-3 | Set loop characters of ABM-3 | W |  |
| 0Dh | Auto Breath Control Register 4 of ABM-3 | Set loop characters of ABM-3 | W |  |
| 0Eh | Time Update Register | Update the setting of 02h~0Dh registers | W |  |
| OFh | SWy Pull-Up Resistor Selection Register | Set the pull-up resistor for Swy | W |  |
| 10h | CSx Pull-Down Resistor Selection Register | Set the pull-down resistor for CSx | W |  |
| 11h | Reset Register | Reset all register to POR state | R |  |

Table 13 00h Configuration Register

| Bit | D7:D6 | D5:D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | SYNC | PFS | OSD | - | SSD |
| Default | 00 | 000 | 0 | 0 | 0 |

The Configuration Register sets operating mode of IS31FL3723.
When SYNC bits are set to "01", the IS31FL3723 is configured as the master clock source and the SYNC pin will generate a clock signal distributed to the clock slave devices. To be configured as a clock slave device and accept an external clock input the slave device's SYNC bits must be set to " 10 ".

The PFS bits selects a fixed PWM operating frequency for all CSx, when PFS set "000", the PWM frequency is 8.4 kHz , when PFS set to " 010 ", the PWM frequency is 26.7 kHz .
When OSD set high, open/short detection will be trigger once, the user could trigger OS detection again by set OSD from " 0 " to " 1 ".
When SSD is "0", IS31FL3723 works in software shutdown mode and to normal operate the SSD bit should set to " 1 ".

SYNC Synchronize Configuration
00/11 High Impedance
01 Master
10 Slave

PFS PWM Frequency Setting
$000 \quad 8.4 \mathrm{kHz}$ (default)
$010 \quad 26.7 \mathrm{kHz}$
001 4.2kHz
$011 \quad 2.1 \mathrm{kHz}$
$100 \quad 1.05 \mathrm{kHz}$

OSD Open/Short Detection Enable Bit
0 Disable open/short detection
1 Enable open/short detection

SSD Software Shutdown Control
0 Software shutdown
1 Normal operation
Table 14 01h Global Current Control Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | GCCx |
| Default | 00000000 |

The Global Current Control Register modulates all CSx ( $x=1 \sim 16$ ) DC current which is noted as lout in 256 steps.
lout is computed by the Formula (3):

$$
\begin{align*}
I_{\text {OUT }}= & \frac{840}{R_{I S E T}} \times \frac{G C C}{256}  \tag{3}\\
& G C C=\sum_{n=0}^{7} D[n] \cdot 2^{n}
\end{align*}
$$

Where $\mathrm{D}[\mathrm{n}]$ stands for the individual bit value, 1 or 0 , in location $n$, RISET is the external resistor of ISET pin.
For example: if D7:D0 $=10110101$,

$$
I_{\text {OUT }}=\frac{2^{0}+2^{2}+2^{4}+2^{5}+2^{7}}{256} \times \frac{840}{R_{I S E T}}
$$

Table 15 02h, 06h, 0Ah Auto Breath Control Register 1 of $A B M-x$

| Bit | D7:D5 | D4:D1 | D0 |
| :---: | :---: | :---: | :---: |
| Name | T1 | T2 | - |
| Default | 000 | 0000 | 0 |

Auto Breath Control Register 1 set the T1\&T2 time in Auto Breath Mode.

T1 T1 Setting

| PPFS | $000(\mathrm{~s})$ | $010(\mathrm{~s})$ | $001(\mathrm{~s})$ | $011(\mathrm{~s})$ | $100(\mathrm{~s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0.21 | 0.07 | 0.42 | 0.84 | 1.68 |
| 001 | 0.42 | 0.14 | 0.84 | 1.68 | 3.36 |
| 010 | 0.84 | 0.28 | 1.68 | 3.36 | 6.72 |
| 011 | 1.68 | 0.56 | 3.36 | 6.72 | 13.44 |
| 100 | 3.36 | 1.12 | 6.72 | 13.44 | 26.88 |
| 101 | 6.72 | 2.24 | 13.44 | 26.88 | 53.76 |
| 110 | 13.44 | 4.48 | 26.88 | 53.76 | 107.52 |
| 111 | 26.88 | 8.96 | 53.76 | 107.52 | 215.04 |

T2 T2 Setting

| PPFS | $000(\mathrm{~s})$ | $010(\mathrm{~s})$ | $001(\mathrm{~s})$ | $011(\mathrm{~s})$ | $100(\mathrm{~s})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0 | 0 | 0 | 0 | 0 |  |
| 001 | 0.21 | 0.07 | 0.42 | 0.84 | 1.68 |  |
| 010 | 0.42 | 0.14 | 0.84 | 1.68 | 3.36 |  |
| 011 | 0.84 | 0.28 | 1.68 | 3.36 | 6.72 |  |
| 100 | 1.68 | 0.56 | 3.36 | 6.72 | 13.44 |  |
| 101 | 3.36 | 1.12 | 6.72 | 13.44 | 26.88 |  |
| 110 | 6.72 | 2.24 | 13.44 | 26.88 | 53.76 |  |
| 111 | 13.44 | 4.48 | 26.88 | 53.76 | 107.52 |  |
| 1000 | 26.88 | 8.96 | 53.76 | 107.52 | 215.04 |  |
| Others | Unavailable |  |  |  |  |  |

Table 16 03h, 07h, 0Bh Auto Breath Control Register 2 of ABM-x

| Bit | D7:D5 | D4:D1 | D0 |
| :---: | :---: | :---: | :---: |
| Name | T3 | T4 | - |
| Default | 000 | 0000 | 0 |

Auto Breath Control Register 2 set the T3\&T4 time in Auto Breath Mode.

T3 T3 Setting

| T3 PFS | $000(\mathrm{~s})$ | $010(\mathrm{~s})$ | $001(\mathrm{~s})$ | $011(\mathrm{~s})$ | $100(\mathrm{~s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0.21 | 0.07 | 0.42 | 0.84 | 1.68 |
| 001 | 0.42 | 0.14 | 0.84 | 1.68 | 3.36 |
| 010 | 0.84 | 0.28 | 1.68 | 3.36 | 6.72 |
| 011 | 1.68 | 0.56 | 3.36 | 6.72 | 13.44 |
| 100 | 3.36 | 1.12 | 6.72 | 13.44 | 26.88 |
| 101 | 6.72 | 2.24 | 13.44 | 26.88 | 53.76 |
| 110 | 13.44 | 4.48 | 26.88 | 53.76 | 107.52 |
| 111 | 26.88 | 8.96 | 53.76 | 107.52 | 215.04 |

T4 T4 Setting

| T4 <br> TPS | $000(\mathrm{~s})$ | $010(\mathrm{~s})$ | $001(\mathrm{~s})$ | $011(\mathrm{~s})$ | $100(\mathrm{~s})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 | 0 | 0 | 0 | 0 | 0 |
| 0001 | 0.21 | 0.07 | 0.42 | 0.84 | 1.68 |
| 0010 | 0.42 | 0.14 | 0.84 | 1.68 | 3.36 |
| 0011 | 0.84 | 0.28 | 1.68 | 3.36 | 6.72 |
| 0100 | 1.68 | 0.56 | 3.36 | 6.72 | 13.44 |
| 0101 | 3.36 | 1.12 | 6.72 | 13.44 | 26.88 |
| 0110 | 6.72 | 2.24 | 13.44 | 26.88 | 53.76 |
| 0111 | 13.44 | 4.48 | 26.88 | 53.76 | 107.52 |
| 1000 | 26.88 | 8.96 | 53.76 | 107.52 | 215.04 |
| 1001 | 53.76 | 17.92 | 107.52 | 215.04 | 430.08 |
| 1010 | 107.52 | 35.84 | 215.04 | 430.08 | 860.16 |
| Others | Unavailable |  |  |  |  |

Note: Do not set T4= "0000" in Auto Breath Mode when the PWM frequency is 26.7 kHz ( $\mathrm{PFS}=$ " 010 ").

Table 17 04h, 08h, 0Ch Auto Breath Control Register 3 of ABM-x

| Bit | D7:D6 | D5:D4 | D3:D0 |
| :---: | :---: | :---: | :---: |
| Name | LE | LB | LTA |
| Default | 00 | 00 | 0000 |

Total loop times $=$ LTA $\times 256+$ LTB.
For example, if LTA=2, LTB=100, the total loop times is $256 \times 2+100=612$ times.
For the counting of breathing times, do follow Figure 16 to enable the Auto Breath Mode.
If the loop starts from T 4 ,
T4->T1->T2->T3(1)->T4->T1->T2->T3(2)->T4->T1-> ... and so on.
If the loop not start from T4,
Tx->T3(1) ->T4->T1->T2->T3(2)->T4-> T1->... and so on.

If the loop ends at off state (End of T3), the LED will be off state at last. If the loop ends at on state (End of T1), the LED will run an extra T4\&T1, which are not included in loop.

LB Loop Beginning Time
00 Loop begin from T1
01 Loop begin from T2
10 Loop begin from T3
11 Loop begin from T4

LE Loop End Time
00 Loop end at off state (End of T3)
01 Loop end at on state (End of T1)
LTA 8-11 Bits Of Loop Times
0000 Endless loop
00011
00102
$1111 \quad 15$


Figure 11 Auto Breathing Function

Table 18 05h, 09h, 0Dh Auto Breath Control Register 4 of ABM-x

| Bit | D7:D0 |
| :---: | :---: |
| Name | LTB |
| Default | 00000000 |

Total loop times $=$ LTA $\times 256+$ LTB.
For example, if LTA=2, LTB=100, the total loop times is $256 \times 2+100=612$ times.

| LTB | $0-7$ Bits Of Loop Times |
| :--- | :--- |
| 00000000 | Endless loop |
| 00000001 | 1 |
| 00000010 | 2 |
| $\ldots$ | $\ldots$ |
| 11111111 | 255 |

## 0Eh Time Update Register (02h~0Dh)

The data sent to the time registers (02h~0Dh) will be stored in temporary registers. A write operation of "0000 0000" data to the Time Update Register is required to update the registers (02h~0Dh). Please
follow Figure 16 to enable the Auto Breath mode and update the time parameters.

Table 19 OFh SWy Pull-Up Resistor Selection Register

| Bit | D7:D3 | D2:D0 |
| :---: | :---: | :---: |
| Name | - | PUR |
| Default | 00000 | 000 |

Set pull-up resistor for SWy.

PUR SWy Pull-up Resistor Selection Bit
000 No pull-up resistor
$001 \quad 0.5 \mathrm{k} \Omega$ pull-up in $t_{\mathrm{NOL}}$
$010 \quad 0.5 \mathrm{k} \Omega$ pull-up in $t_{\text {Nol }}$
$0113.0 \mathrm{k} \Omega$ pull-up all the time
100 4.0k $\Omega$ pull-up all the time
$101 \quad 8.0 \mathrm{k} \Omega$ pull-up all the time
$11016 \mathrm{k} \Omega$ pull-up all the time
$11132 \mathrm{k} \Omega$ pull-up in $\mathrm{t}_{\mathrm{NOL}}$

Table 20 10h CSx Pull-Down Resistor Selection Register

| Bit | D7:D3 | D2:D0 |
| :---: | :---: | :---: |
| Name | - | PDR |
| Default | 00000 | 000 |

Set the pull-down resistor for CSx.
PDR CSx Pull-down Resistor Selection Bit
000 No pull-down resistor
$001 \quad 0.5 \mathrm{k} \Omega$ pull-down in $t_{\mathrm{NOL}}$
$010 \quad 0.5 \mathrm{k} \Omega$ pull-down in $t_{\mathrm{NOL}}$
$0113.0 \mathrm{k} \Omega$ pull-down all the time
$10068 \mathrm{k} \Omega$ pull-down all the time
$1018.0 \mathrm{k} \Omega$ pull-down all the time
$11016 \mathrm{k} \Omega$ pull-down all the time
$11132 \mathrm{k} \Omega$ pull-down in tnol $^{2}$

## 11h Reset Register

Once user read the Reset Register, IS31FL3723 will reset all the IS31FL3723 registers to their default value. On initial power-up, the IS31FL3723 registers are reset to their default values for a blank display.

## APPLICATION INFORMATION



Figure 12 Scanning Timing (PFS="000")

## SCANING TIMING

As shown in Figure 12, the SW1~SW12 is turned on by serial, LED is driven 16 by 16 within the SWy ( $x=1 \sim 12$ ) on time (SWy, y=1~12) is sink and pull low when LED on), including the non-overlap blanking time during scan, the duty cycle of SWy (active low, $\mathrm{y}=1 \sim 12$ ) is (PFS= "000"):

$$
\begin{equation*}
\text { Duty }=\frac{110 \mu s}{(110 \mu s+6.875 \mu s)} \times \frac{1}{12}=\frac{1}{12.75} \tag{2}
\end{equation*}
$$

Where $110 \mu \mathrm{~s}$ is tscan, the period of scanning and $8 \mu \mathrm{~s}$ is $t_{\text {nol }}$ the non-overlap time.

When PFS= "010" or others, the duty result is same.

## EXTERNAL RESISTOR (RISET)

The output current for each CSx can be can be set by a single external resistor, RISET, as described in Formula (3).

$$
\begin{equation*}
I_{\text {OUT }}=\frac{840}{R_{\text {ISET }}} \times \frac{G C C}{256} \tag{3}
\end{equation*}
$$

GCC is Global Current Control Register (PG3, 01h) data showing in Table 14.

## PWM CONTROL

After setting the lout and GCC, the brightness of each LEDs (LED average current (lLed)) can be modulated
with 256 steps by PWM Register, as described in Formula (1).

$$
\begin{equation*}
I_{L E D}=\frac{P W M}{256} \times I_{O U T} \times D u t y \tag{1}
\end{equation*}
$$

Where PWM is PWM Registers (PG1, 00h~BFh) data showing in Table 10.

For example, in Figure 1, RISEt $=20 \mathrm{k} \Omega$, if $\mathrm{PWM}=255$, and GCC=255, then

$$
I_{\text {LED }}=\frac{255}{256} \times \frac{840}{20 \mathrm{k} \Omega} \times \frac{255}{256} \times \frac{1}{12.75}=3.27 \mathrm{~mA}
$$

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

## LED AVERAGE CURRENT (Lled)

As described in Formula (1), the LED average current (lled) is affected by 3 factors:

1. RISET, resistor which is connected ISET pin and GND. $\mathrm{R}_{\text {ISET }}$ sets the current of all CSx ( $x=1 \sim 16$ ) based on Formula (3).
2. Global Current Control Register (PG3, 01h). This register adjusts all CSx ( $x=1 \sim 16$ ) output currents by 256 steps as shown in Formula (3).
3. PWM Registers (PG1, 00h~BFh), every LED has an own PWM register. PWM Registers adjust individual LED average current by 256 steps as shown in Formula (1).

## GAMMA CORRECTION

In order to perform a better visual LED breathing effect we recommend using a gamma corrected PWM value to set the LED intensity. This results in a reduced number of steps for the LED intensity setting, but causes the change in intensity to appear more linear to the human eye.

Gamma correction, also known as gamma compression or encoding, is used to encode linear luminance to match the non-linear characteristics of display. Since the IS31FL3723 can modulate the brightness of the LEDs with 256 steps, a gamma correction function can be applied when computing each subsequent LED intensity setting such that the changes in brightness matches the human eye's brightness curve.

Table 2132 Gamma Steps with 256 PWM Steps

| $\mathrm{C}(0)$ | $\mathrm{C}(1)$ | $\mathrm{C}(2)$ | $\mathrm{C}(3)$ | $\mathrm{C}(4)$ | $\mathrm{C}(5)$ | $\mathrm{C}(6)$ | $\mathrm{C}(7)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 4 | 6 | 10 | 13 | 18 |
| $\mathrm{C}(8)$ | $\mathrm{C}(9)$ | $\mathrm{C}(10)$ | $\mathrm{C}(11)$ | $\mathrm{C}(12)$ | $\mathrm{C}(13)$ | $\mathrm{C}(14)$ | $\mathrm{C}(15)$ |
| 22 | 28 | 33 | 39 | 46 | 53 | 61 | 69 |
| $\mathrm{C}(16)$ | $\mathrm{C}(17)$ | $\mathrm{C}(18)$ | $\mathrm{C}(19)$ | $\mathrm{C}(20)$ | $\mathrm{C}(21)$ | $\mathrm{C}(22)$ | $\mathrm{C}(23)$ |
| 78 | 86 | 96 | 106 | 116 | 126 | 138 | 149 |
| $\mathrm{C}(24)$ | $\mathrm{C}(25)$ | $\mathrm{C}(26)$ | $\mathrm{C}(27)$ | $\mathrm{C}(28)$ | $\mathrm{C}(29)$ | $\mathrm{C}(30)$ | $\mathrm{C}(31)$ |
| 161 | 173 | 186 | 199 | 212 | 226 | 10 | 255 |



Figure 13 Gamma Correction (32 Steps)
Choosing more gamma steps provides for a more continuous looking breathing effect. This is useful for very long breathing cycles. The recommended configuration is defined by the breath cycle T . When $\mathrm{T}=1 \mathrm{~s}$, choose 32 gamma steps, when $\mathrm{T}=2 \mathrm{~s}$, choose 64 gamma steps. The user must decide the final number of gamma steps not only by the LED itself, but also based on the visual performance of the finished product.

Table 2264 Gamma Steps with 256 PWM Steps


Figure 14 Gamma Correction (64 Steps)
Note: The data of 32 gamma steps is the standard value and the data of 64 gamma steps is the recommended value.

## AUTO BREATH MODE

By setting the B_EN bit of the Configuration Register (PG3, 00h) to " 1 ", breath function enables. When set the B_EN bit to "0", breath function disables.

By setting the Auto Breath Mode Register bits of the Page 2 (PG2, 00h~BFh) to "01" (ABM-1), "10" (ABM-2) or "11" (ABM-3), the IS31FL3723 operates in Auto Breath Mode.

IS31FL3723 has three auto breath modes, Auto Breath Mode 1, Auto Breath Mode 2 and Auto Breath Mode 3. Each ABM has T1, T2, T3 and T4, as shown below:


Figure 15 Auto Breathing Function
$\mathrm{T} 1 / \mathrm{T} 3$ is variable from 0.21 s to 26.88 s , $\mathrm{T} 2 / \mathrm{T} 4$ is variable from 0 s to 26.88 s , for each loop, the start point can be T1~T4 and the stop point can be on state (T2) and off state (T4), also the loop time can be set to $1 \sim 2^{12}$ times or endless. Each LED can select ABM-1~ABM-3 to work.

The setting of ABM-1~ABM-3 (PG2, 02h~0Dh) need to write the 0Eh in PG3 to update before effective.


Figure 16 Enable Auto Breath Mode
If not follow this flow, first loop's start point may be wrong.

## OPEN/SHORT DETECT FUNCTION

IS31FL3723 has open and short detect bit for each LED.
By setting the OSD bit of the Configuration Register (PG3, 00h) from "0" to "1", the LED Open Register and LED Short Register will start to store the open/short information and after at least 2 scanning cycle ( 3.264 ms ) the MCU can get the open/short information by reading the $18 \mathrm{~h} \sim 2 \mathrm{fh} / 30 \mathrm{~h} \sim 47 \mathrm{~h}$, for those dots are turned off via LED On/Off Registers (PG0, 00h~17h), the open/short data will not get refreshed when setting the OSD bit of the Configuration Register (PG3, 00h) from " 0 " to " 1 ".

The Global Current Control Register (PG3, 01h) need to set to $0 x 01$ in order to get the right open/short data.

The detect action is one-off event and each time before reading out the open/short information, the OSD bit of the Configuration Register (PG3, 00h) need to be set from "0" to "1" (clear before set operation).

## INTERRUPT CONTROL

IS31FL3723 has an INTB pin, by setting the Interrupt Mask Register (FOh), it can be the flag of LED open, LED short.

For example, if the IO bit of the Interrupt Mask Register (FOh) set to " 1 ", when LED open happens, the INTB will pull be pulled low and the OB bit of Interrupt Status Register (F1h) will store open status at the same time.

The INTB pin will be pulled high after reading the Interrupt Status Register (F1h) operation or it will be pulled high automatically after it stays low for 8ms (Typ.) if the IAC bit of Interrupt Mask Register (FOh) is set to "1". The bits of Interrupt Status Register (F1h) will be reset to " 0 " after INTB pin pulled high.

## SYNCHRONIZE FUNCTION

SYNC bits of the Configuration Register (PG3, 00h) sets SYNC pin input or output synchronize clock signal. It is used for more than one part working synchronize. When SYNC bits are set to "01", SYNC pin output synchronize clock to synchronize other parts as master When SYNC bits are set to "10", SYNC pin input synchronize clock and work synchronization with this input signal as slave. When SYNC bits are set to "00/11", SYNC pin is high impedance, and synchronize function is disabled. SYNC bit default state is " 00 " and SYNC pin is high impedance when power up.

## DE-GHOST FUNCTION

The "ghost" term is used to describe the behavior of an LED that should be OFF but instead glows dimly when another LED is turned ON. A ghosting effect typically can occur when multiplexing LEDs. In matrix architecture any parasitic capacitance found in the constant-current outputs or the PCB traces to the LEDs may provide sufficient current to dimly light an LED to create a ghosting effect.
To prevent this LED ghost effect, the IS31FL3723 has integrated pull-up resistors for each SWy (y=1~12) and pull-down resistors for each CSx ( $x=1 \sim 16$ ). Select the right SWy pull-up resistor (PG3, OFh) and CSx pulldown resistor (PG3, 10h) which eliminates the ghost LED for a particular matrix layout configuration.

Typically, selecting the $32 \mathrm{k} \Omega$ will be sufficient to eliminate the LED ghost phenomenon.

The SWy pull-up resistors and CSx pull-down resistors are active only when the CSx/SWy outputs are in the OFF state and therefore no power is lost through these resistors

## I2C RESET

The I2C will be reset if the IICRST pin is pull-high, when normal operating the I2C bus, the IICRST pin need to keep low.

## SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

## Software Shutdown

By setting SSD bit of the Configuration Register (PG3, 00 h ) to " 0 ", the IS31FL3723 will operate in software shutdown mode. When the IS31FL3723 is in software shutdown, all current sources are switched off, so that the matrix is blanked. All registers can be operated. Typical current consume is $3 \mu \mathrm{~A}$.

## Hardware Shutdown

The chip enters hardware shutdown when the SDB pin is pulled low. All analog circuits are disabled during hardware shutdown, typical the current consume is $3 \mu \mathrm{~A}$.
The chip releases hardware shutdown when the SDB pin is pulled high. During hardware shutdown state Function Register can be operated.

If Vcc has risk drop below 1.75 V but above 0.1 V during SDB pulled low, please re-initialize all Function Registers before SDB pulled high.

## POWER DISSIPATION

The power dissipation of the IS31FL3723 can calculate as below:

$$
\begin{align*}
& \mathrm{P}_{3723}=I_{P V C C} \times P V_{C C}+I_{Q} \times \mathrm{DVCC}_{C C}\left(A V_{C C}\right)-I_{P V C C} \times V_{F(A V R)}  \tag{4}\\
& \approx I_{P V C C} \times P V_{C C}-I_{P V C C} \times V_{F(A V R)} \\
& \approx I_{P V C C} \times\left(P V_{C C}-V_{F(A V R)}\right)
\end{align*}
$$

Where $I_{\text {PVcc }}$ is the current of PVCC and $\mathrm{V}_{\mathrm{F}(\mathrm{AVR})}$ is the average forward of all the LED.
For example, if $\mathrm{RISET}=20 \mathrm{k} \Omega, \mathrm{GCC}=255, \mathrm{PWM}=255$, $P V_{c c}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}(\mathrm{AVR})}=3.5 \mathrm{~V} @ 42 \mathrm{~mA}$,
then the $I_{P V C C}=42 \mathrm{~mA} \times 16 \times 12 / 12.75=632.5 \mathrm{~mA}$.
$\mathrm{P}_{3723}=632.5 \mathrm{~mA} \times(5 \mathrm{~V}-3.5 \mathrm{~V})=0.948 .75 \mathrm{~W}$
When operating the chip at high ambient temperatures, or when driving maximum load current, care must be taken to avoid exceeding the package power dissipation limits. The maximum power dissipation can be calculated using the following Equation (5):

$$
\begin{gather*}
P_{D(M A X)}=\frac{125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{\theta_{J A}}  \tag{5}\\
\text { So, } \quad P_{D(M A X)}=\frac{125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{37.2^{\circ} \mathrm{C} / W} \approx 2.69 \mathrm{~W}(\text { QFN-48 }) \\
P_{D(M A X)}=\frac{125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{38.5^{\circ} \mathrm{C} / W} \approx 2.6 \mathrm{~W}(\mathrm{eTQFP}-48)
\end{gather*}
$$

Figure 17, shows the power derating of the IS31FL3723 on a JEDEC boards (in accordance with JESD 51-5 and JESD 51-7) standing in still air.


Figure 17 Dissipation Curve

## LAYOUT

As described in external resistor (RISET), the chip consumes lots of power. Please consider below factors when layout the PCB.

1. The V Cc (PVCC, DVCC, AVCC, VIO) capacitors need to close to the chip and the ground side should well connected to the GND of the chip.
2. $\mathrm{R}_{\text {ISET }}$ should be close to the chip and the ground side should well connect to the GND of the chip.
3. The thermal pad should connect to ground pins and the PCB should have the thermal pad too, usually this pad should have 16 or 25 via thru the PCB to other side's ground area to help radiate the heat. About the thermal pad size, please refer to the land pattern of each package.
4. The CSx pins maximum current is 42 mA ( $\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega$ ), and the SWy pins maximum current is 672 mA ( $\mathrm{RISET}=20 \mathrm{k} \Omega$ ), the width of the trace, SWy should have wider trace then CSx.
5. In the middle of SDA and SCL trace, a ground line is recommended to avoid the effect between these two lines.

## PWM FREQUENCY SELECT

The IS31FL3723 output channels operate with a default PWM frequency of 8.4 kHz . Because all the CSx channels are synchronized, the DC supply will experience large instantaneous current surges when the CSx channels turn ON. These current surges will generate an AC ripple on the power supply which cause stress to the decoupling capacitors.
When the AC ripplplied to a monolithic ceramic capacitor chip (MLCC) it will expand and contract causing the PCB to flex and generate audible hum in the range of between 20 Hz to 20 kHz , to avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and contract.

An additional option for avoiding audible hum is to set the IS31FL3723's output PWM frequency above the audible range. The Output Frequency Setting Register (00h)'s bit D4 can be used to set the switching frequency to 26.7 kHz , which is beyond the audible range. Figure 18 below shows the variation of output PWM frequency across supply voltage and temperature.


Figure $18 \mathrm{~V}_{\mathrm{cc}}$ vs. CSx PWM Frequency

CLASSIFICATION REFLOW PROFILES

| Profile Feature | Pb-Free Assembly |
| :--- | :--- |
| Preheat \& Soak | $150^{\circ} \mathrm{C}$ |
| Temperature min (Tsmin) | $200^{\circ} \mathrm{C}$ |
| Temperature max (Tsmax) | $60-120$ seconds |
| Time (Tsmin to Tsmax) (ts) | $3^{\circ} \mathrm{C} /$ second max. |
| Average ramp-up rate (Tsmax to Tp) | $217^{\circ} \mathrm{C}$ |
| Liquidous temperature (TL) <br> Time at liquidous (tL) | Max $260^{\circ} \mathrm{C}$ |
| Peak package body temperature (Tp) | Max 30 seconds |
| Time (tp)** within $5^{\circ} \mathrm{C}$ of the specified | $6^{\circ} \mathrm{C} /$ second max. |
| classification temperature (Tc) | 8 minutes max. |
| Average ramp-down rate (Tp to Tsmax) |  |
| Time $25^{\circ} \mathrm{C}$ to peak temperature |  |



Figure 19 Classification Profile

## PACKAGE INFORMATION

QFN-48


RECOMMENDED LAND PATTERN

QFN-48

eTQFP-48


## Note:

1. Land pattern complies to IPC-7351.
2. All dimensions in MM.
3. This document (including dimensions, notes \& specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.

## REVISION HISTORY

| Revision | Detail Information | Date |
| :--- | :--- | :---: |
| OA | Initial release | 2022.06 .08 |
| A | Release to final product | 2022.06 .28 |
| B | Add auto breath mode function | 2022.10 .19 |
| C | Add eTQFP-48 package information | 2024.01 .16 |

