

18-CHANNEL INTELLIGENT LED DRIVERS WITH BUILT-IN MCU

GENERAL DESCRIPTION

IS31CS8979 combines MCU function and 18-channel LED drivers for applications in the automotive environment such as ambient lighting, dome lighting, and other lighting functions.

MCU includes a 1T 8051 core with enhanced DSP function. There are 2KB SRAM and 64KB e-Flash and both have ECC protections for the harsh application environment. There are three watchdog timers each with an independent clock that further enhances the reliable operations of the MCU.

The LED driver consists of 18 high voltage PWM modulated constant current sources with each up to 60mA. It can be used for driving individual LED strings or RGB LEDs. The current source can be controlled globally with 5bit precision. And the 8-bit PWM frequency can be up to 25KHz with spread-spectrum and selectable phase delay for optimal EMI performance. Other features of the LED drivers include blink functions and 8-bit dot correction for each channel for accurate RGB color mixing. It also provides fault detection such as LED open/short detections as well as thermal roll-off and shutdown.

IS31CS8979 can be controlled and programmed with various host interfaces such as PWM duty, I²C slave, UART/LIN, and SPI. With a built-in MCU, IS31CS8979 can perform complex color space conversions and other fancy functions such as pattern animation and other extended functions for various automotive lighting requirements. IS31CS8979 also supports in-system-programming as well as in-system calibration.

Lastly, IS31CS8979 can be cascaded to support multiples of LED outputs with synchronization. IS31CS8979 uses a single power supply with QFN-40 package of a 6mm x 6mm body size.

APPLICATIONS

- Industrial and appliance LED lighting
- Ambient lighting
- Indication light animations
- Welcome lighting

FEATURES

<u>MCU</u>

- Up to 32MHz 1-Cycle 8051 CPU core (16MHz zero wait state)
- 16-bit Timers T0/T1/T2/T3/T4 and 24-bit Timer T5
- WDT1/WDT2/WDT3 with clock fault monitoring
- Checksum and CRC accelerator
- 256B IRAM and 1792B XRAM with ECC check
- 64KB Code e-Flash with ECC and two 128x16 IFB
 - Code security and data loss protection
 - 100K endurance and 10 years retention
- Internal oscillators
 - 16MHz/32MHz with Spread Spectrum option
 - Internal low-power oscillator 128KHz/256KHz
- PWM controller and Timer/Capture and QEC
- Melody generator
- I²C Master
- I²C Slave Controller with address wakeup
- SPI Master/Slave Controller
- EUART1 and EUART2/LIN
- Capacitance sense touch-key controller
 - Shield output for moisture immunity
 - Active proximity sensing
- 12-Bit SAR ADC with temperature sensor
- 8-Bit DAC and four analog comparators
- Single power supply 2.7V 5.5V

LED Driver

- Output current capability and number of outputs:
- 60mA × 18 outputs, tolerance voltage 40V


- 1MHz I²C with automatic address increment
- Programmable H/L logic: 1.4V/0.4V, 2.4V/0.6V
- Accurate Color Rendition
 - 32 steps Global current adjust
 - 8-bit Dot correction for each channel
 - 8-bit PWM for each channel
- Selectable PWM method (200Hz or 25kHz) 256-Step group blinking with frequency programmable from 24Hz to 10.66s and duty cycle from 0% to 99.6%
- Fault report (open detect/thermal roll off /thermal shutdown)
- Thermal roll-off programmable set point
- SDB rising edge resets I²C interface
- EMI Reduction Technology
 - Spread spectrum
 - Selectable 9 phase delay
- Current accuracy (All output on)
 - Bit to bit: < +/-4%
 - Device to device: < +/-6%


Miscellaneous

- Up to 9 GPIO with multi-function capabilities
- Power-on reset and Low voltage detect (2.2V-4.5V)
- Low power consumption less than 10uA in shut down mode
- Operation temperature range: -40°C to 85°C
- QFN-40 (6mm x 6mm)
- RoHS & Halogen-Free compliant package
- TSCA Compliance



BLOCK DIAGRAM





PIN CONNECTION








Table of Contents

1.	PIN D	escription	.1
2.	PIN D	escription and Multi-function Table	.2
3.	Туріс	al Application Diagram and Circuit	.4
4.)river	5
т.	4.1	I ² C Application	
	7.1	4.1.1 I ² C Interface	
		4.1.2 Address Auto Increment	
		4.1.3 Read Operation	
	4.2	LED Register Definitions	7
-	• · · · · ·	a d'an la fanna d'an	
5.		cation Information	
	5.1	RISET	
	5.2	Current Setting	
	5.3	PWM Control PWM Frequency Select	
	5.4 5.5	Open Detect Function	
	5.6	Spread Spectrum Function	
	5.7	Shutdown Mode	
	5.8	Software Shutdown	
	5.9	Hardware Shutdown	
6.	Memo	ry Map	16
7.	REGIS	STER MAP SFR (0x80 – 0xFF)	17
_			
8.	REGI	STER MAP XFR (0xA000 – 0xAFFF)	18
•	0054		~~
9.			
	9.1 9.2	CPU Register Addressing Timing and Memory Modes	
	9.2 9.3	MOVX A, @Ri Instructions	
	9.3 9.4	Dual Data Pointers and MOVX operations	
	9. 4 9.5	Interrupt System	
	9.6	Register Access Control.	
	9.7	Clock Control and Power Management Modes	
	9.8	IDLE Mode	
	9.9	STOP Mode	
	9.10	SLEEP Mode	
	9.11	Clock Control	31
	9.12	Watchdog Timer	31
	9.13	System Timers – T0 and T1	34
		9.13.1 Mode 0	
		9.13.2 Mode 1	
		9.13.3 Mode 2 9.13.4 Mode 3	
	9.14	System Timer – T2	
	9.15	System Timer – T3 and T4	
	9.16	System Timer – T5	
	9.17	Multiplication and Division Unit (MDU)	
		9.17.1 Division – 32-bit divide by 16-bit or 16-bit divide by 16-bit	
		9.17.2 Multiplication – 16-bit multiply by 16-bit	42
		9.17.3 Normalization – 32-bit 9.17.4 Shift – 32-bit	
		9.17.5 MDU Flag	
	9.18	I ² C Master	
	9.19	Checksum/CRC Accelerator	46
	9.20	Break Point and Debug Controller	
	9.21	Debug I ² C Port	
	9.22	Data SRAM ECC Handling	
	9.23	Program ECC Handling	51
	9.24	Memory and Logic BIST Test	
	9.25	System Clock Monitoring	
	9.26	Reset	53
10	Flach	Controller	55
10.	LIQ2U		55
11	I ² C SI	ave Controller 2 (I2CS2)	60
Lumi	ssil Micr	psystems – <u>www.lumissil.com</u> CONFIDENTIAL	Ī

LUMISSIL

12.	EUART1 with Enhanced Function of UART1	63
13.	EUART2 with LIN Controller	67
14.	Serial Peripheral Interface (SPI)	76
	14.1 SPI Master Timing Illustration	
	14.1.1 CPOL=0. CPHA=0	
	14.1.2 CPOL=0, CPHA=1	
	14.1.3 CPOL=1, CPHA=0	
	14.1.4 CPOL=1, CPHA=1	
	14.2 SPI Slave Timing Illustration	79
	14.2.1 CPOL=0, ČPHA=0	
	14.2.2 CPOL=0, CPHA=1	79
	14.2.3 CPOL=1, CPHA=0	
	14.2.4 CPOL=1, CPHA=1	
15.	Timer with Compare/Capture and Quadrature Encoder	81
16.	PWM Controller	87
17.	PWM8 Controller	90
		_
18.	Buzzer and Melody Controller	93
4.5		
19.	Core Regulator and Low Voltage Detection	
	19.1 Supply Low Voltage Detection (LVD)	96
20.	IOSC and SOSC	
	20.1 IOSC 16MHz/32MHz	
	20.2 SOSC	99
	20.3 Clock Output	99
21.	12-Bit SAR ADC (ADC)	100
22.	Analog Comparators (ACMP) and 8-bit DAC	
	Touch Key Control III	
	Active Proximity Sensor	
25.	GPIO Multi-Function Select and Pin Interrupt	115
~~	Information Diack ICD	447
26.	Information Block IFB	
27.	Writer Mode	119
00	De et Oe de en d'In Ouetens Dre mensuin a	100
28.	Boot Code and In-System Programming	
20	Electrical Specifications	404
29.	Electrical Specifications	
	29.1 Thermal Characteristics	
	29.2 Absolute Maximum Ratings (MCU)	
	29.3 Recommended Operating Condition (MCU)	
	29.4 Absolute Maximum Ratings (LED Driver)	
	29.5 LED DC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40 $^{\circ}$ C to 85 $^{\circ}$ C)	
	29.6 MCU AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 85°C)	
	29.7 LED AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 85°C) (NOTE 6)	
	29.8 Classification Reflow Profiles	
30.	Packaging outline	
	30.1 40-pin QFN	
	30.1.1 Recommended Land Pattern	
	30.1.2 POD	-
31.	Ordering Information	128
32	Errata	120
33.	Revision	130



List of Tables

1.	PIN Description	1
	PIN Description and Multi-function Table	2
	Table 2-1 Pin Description Table 2-2 Multifunction Configuration	2
4.	LED Driver	5
	Table 4-1 Slave Address Table 4-2 LED Register Function	5 7
7.	REGISTER MAP SFR (0x80 – 0xFF)	
	Table 7-1 Register Map SFR(0x80-0xFF)	
8.	REGISTER MAP XFR (0xA000 – 0xAFFF)	
	Table 8-1 REGISTER MAP XFR (0xA000 – 0xAFFF)	
9.	8051 CPU	
	Table 9-1 Interrupt sources and the corresponding interrupt vectors	
26.	Information Block IFB	117
	Table 26-1 Information Block (IFB)	118
27.	Writer Mode	119
	Table 27-1 Writer mode PINs and Functions	



List of Figures

3.	Typical Application Diagram and Circuit	
	Figure 3-1 IS31CS8979 typical application diagram	4
	Figure 3-2 IS31CS8979 typical application circuit	4
4.		F
4.	LED Driver Figure 4-1 I ² C Interface Timing	
	Figure 4-2 I ² C Bit Transfer	
	Figure 4-3 Writing to IS31CS8979 (Typical)	
	Figure 4-4 Writing to IS31CS8979 (Automatic Address Increment)	
	Figure 4-5 Reading from IS31CS8979	
	· · · · · · · · · · · · · · · · · · ·	
6.	Метогу Мар	
	Figure 6-1 Memory Map	16
•		
9.	8051 CPU	
	Figure 9-1 Watchdog Timer Figure 9-2 Timer/Counter Mode 0: 13-bit counter	
	Figure 9-3 Timer/Counter Mode 0: 13-bit counter	
	Figure 9-4 Timer/Counter Mode 1: To-bit counter	
	Figure 9-5 Timer/Counter Mode 2: 0-bit re-load	
	Figure 9-6 Timer 2 block diagram of Auto-reload and Capture	
	Figure 9-7 Timer 2 block diagram of Baud Rate Generator	
	Figure 9-8 Timer 3 and Timer 4 block diagram	
	Figure 9-9 Timer 5 block diagram	
	Figure 9-10 System clock monitoring	
	Figure 9-11 Reset block diagram	54
13.	EUART2 with LIN Controller	
	Figure 13-1 EUART2 with LIN Controller block diagram	
	Figure 13-2 LIN frame structure Figure 13-3 LIN frame timing	
	Figure 13-4 Finite State Machine of the LIN extension	
14.	Serial Peripheral Interface (SPI)	76
	Figure 14-1 SPI Master Timing with CPOL=0, CPHA=0	
	Figure 14-2 SPI Master Timing with CPOL=0, CPHA=1	
	Figure 14-3 SPI Master Timing with CPOL=1, CPHA=0	
	Figure 14-4 SPI Master Timing with CPOL=1, CPHA=1	
	Figure 14-5 SPI Slave Timing with CPOL=0, CPHA=0	
	Figure 14-6 SPI Slave Timing with CPOL=0, CPHA=1	
	Figure 14-7 SPI Slave Timing with CPOL=1, CPHA=0 Figure 14-8 SPI Slave Timing with CPOL=1, CPHA=1	
15.	Timer with Compare/Capture and Quadrature Encoder	
	Figure 15-1 TCC implementations diagram	
	Figure 15-2 TCC timing diagram	
	Figure 15-3 QE implementation diagram	
	Figure 15-4 Timing diagram of PHA/PHB with X1/X2/X4 modes	84
		- -
18.	Buzzer and Melody Controller	
	Figure 18-1 Buzzer and Melody output timing diagram	93
10	Core Regulator and Low Voltage Detection	06
19.	Figure 19-1 LVD Threshold VS LVDTHD[6-0]	
20.	IOSC and SOSC	
	Figure 20-1 IOSC sweep rate and amplitude of Spread Spectrum	
	Figure 20-2 SOSC slow oscillator function block	
21.	12-Bit SAR ADC (ADC)	
	Figure 21-1 12-bit SAR ADC block diagram	100
00	Anglen Commensions (ACMD) and C L'C DAC	1.0-
22.	Analog Comparators (ACMP) and 8-bit DAC	
	Figure 22-1 ACMP and 8-bit DAC block diagram	103
23	Touch Key Control III	106
_0.	Figure 23-1 TK3 signals timing diagram	
	Figure 23-2 Timing diagram of Auto Detection in Sleep mode	



112
112
115



List of Registers

Dx00 Configuration Register Dx01 Giolda Current Control Register Dx02 Configuration Register Dx03 Giolda Current Control Register Dx04 Control Register Dx04 To Encore Register Dx04 To Encore Register Dx04 To Encore Register Dx14 To Encore Register Dx14 To Encore Register Dx14 Stremperture Status Register Dx14 DC PWM Register (PWM-256256). Dx14 D Phase Delay and Clock Phase Register Dx14 D Phase Delay and Clock Phase Register Dx14 D Phase Delay and Clock Phase Register Dx14 D Phase Register Dx24 Blinking Fradue Register Dx34 Blinking Fradue Register Dx34 Blinking Fradue Register Dx34 D Register Register	4.	LED Driver		
0x02-0x13 Scaling Register 0x14 Open Detect Enable Register 1 0x16 LED Open Status Register 2 0x17 LED Open Status Register 3 0x17 LED Open Status Register 3 0x17 LED Open Status Register 4 0x17 DED Open Status Register 4 0x17 DED Ver Mepsizer (WM-256256) 0x17 DE OFWM Register (WM-256256) 0x17 DE OFWM Register (WM-256256) 0x17 DE OFWM Register (PMM-256256) 0x17 DE Dase Delay and Clock Phase Register 0x12 Drabe Delay and Clock Phase Register 0x13 Blinking Enable Register 0x14 Blinking Enable Register 0x14 Blinking Fraquercy Register 0x23 Blinking Fraquercy Register 0x34 Blinking Fraquercy Register 0x37 Update Register 0x38 Status Word RW (0x00) Status Word RW (0x00) <td></td> <td>0x00 Configuration Register</td> <td></td> <td></td>		0x00 Configuration Register		
0x14 Open Detect Enable Register 0x15 LED Open Status Register 2 0x17 LED Open Status Register 3 0x18 Temperature Status Register 4 0x19 Spread Spectrum Register (NML-256/256) 0x18 DD PWM Register (PMML-256/256) 0x16 DD PWM Register (PMML-256/256) 0x16 DD CPWM Register (PMML-256/256) 0x16 DD CPW Register (PMML-256/256) 0x16 DD CPW Register (PMML-256/256) 0x16 DD CPW Register (PML-256/256) 0x16 DD CPW Register (PML-256/256) 0x17 DD CPW Register (PML-256/256) 0x23 Binking Enable Register 0x23 Binking Enable Register 0x23 Binking Enable Register 0x24 Binking Enable Register 0x35 Binking DU CyCle Register 0x36 Scaling Update Register 0x37 Update Register 0x37 Reset Register RW (0x00) SP (0x69) Extended Stack Pointer RW (0x00) SP (0x69) Extended Stack Pointer RW (0x00) SP (0x69) Extended Stack Pointer RW (0x00) ST1 US (0x62) Program Stalus Word RO(0x00) WHCCN (0x62) Program				
bt/16 LED Open Status Register 1 bt/16 LED Open Status Register 2 bt/17 LED Open Status Register 3 bt/18 TEMPearture Status Register 3 bt/18 DC PWM Register (PWM=256(256) bt/16 DC PWM Register (PWM=256(256) bt/26 DE Delay and Clock Phase Register bt/26 DE Register (PW Clock Register bt/26 DE Acementation RW (0x00) pt/26 DE Acementation RW (0x00) pt/26 DE Acementation Register RW (0x00) pt/16 DE Acementation Register RW (0x00) pt/17 (0x2) RW (0x07) MCCN (0x62) Program Status Word RO(0x00) pt/17 (0x2) RW (0x07) MCCN (0x62) Regram Redister RW (0x00) pt/17 (0x2) RW (0x				
0x161 EED Open Status Register 2 0x17 EED Open Status Register . 0x18 Temperature Status Register . 0x14 DC PWM Register (PWM-256(256). 0x12 DT PMB Delay and Clock Phase Register. 0x13 Blinking Enable Register. 0x13 Blinking Enable Register. 0x34 Blinking Frequercy Register. 0x34 Blinking Frequercy Register. 0x35 Blinking Dubt Cycle Register. 0x37 Update Register RM (0x00). ACC (0xE0) Accumulator RW (0x00). StorF0 D Register RM (0x00). StorF0 D Register RM (0x00). Starb Strahed Starb V Rev (0x00). Starb Strahed Starb V Rev (0x00). Starb Strahed Starb V Rev (0x00). Starb Strahed Starb Pointer RW (0x00). Starb Strahed Starb Pointer RW (0x00). Starb Strahed Starb Pointer RW (0x00). Starb Strahed Starb Pointer LW (0x00). Starb Strahed				
0x17 LED Open Status Register 0x18 Spread Spectrum Register (PWM=256256) 0x14 DC PWM Register (PWM=256256) 0x15 DC PWM Register (PWM=256256) 0x10 DC PWM Register (PWM=256256) 0x11 DD Pmase Delay and Clock Phase Register 0x17 DD Pmase Delay and Clock Phase Register 0x16 DT Pmase Delay and Clock Phase Register 0x17 DPmase Delay and Clock Phase Register 0x18 DT Pmase Delay and Clock Phase Register 0x18 DT Pmase Delay and Clock Phase Register 0x23 Dinking Enable Register 0x23 Dinking Enable Register 0x24 Dinking Enable Register 0x35 Dinking Duptal Register 0x37 Update Register 0x37 Update Register 0x37 Dinking Duptal Register 0x37 Update Register 0x37 Update Register 0x37 Dinking Dupta Register 0x37 Dinking Dupta Register 0x37 Dinking Dupta Register 0x38 Dinking Dupta Register 0x37 Dinking Register 0x37 Dinking Register 0x37 Dinking Register 0x38 Dinking Register 0x37 Dinking Register 0x38 Dinking Register 0x38 Dinking Register				
0x18 Temperature Status Register 0x14 Spread Spectrum Register (PVM=256/256) 0x14 DC PVM Register (PVM=256/256) 0x14 DC PVM Register (PVM=256/256) 0x15 DC PVM Register (PVM=256/256) 0x16 DC PVM Register (PVM=256/256) 0x17 DT Pase Delay and Clock Phase Register 0x18 Dinking Enable Register 0x13 Blinking Enable Register 0x13 Blinking Enable Register 0x13 Blinking Frequency Register 0x33 Blinking Frequency Register 0x34 Blinking Frequency Register 0x35 Blinking Dubt Cycle Register 0x37 Update Register 0x47 Update Register 0x47 Update Register 0x47 Update Register 0x47 Update Register RW (0x00) 0x47 Update Register RW (0x00) 0x47 Update Register RW (0x00) 0x48 VW (0x00) 0x49 RW (0x00) 0x47 VV (0x40) <t< td=""><td></td><td></td><td></td><td></td></t<>				
0x14 3 Spread Spectrum Register				
Ox1 A DC PWM Register (PWM-2562266) Ox1 D C PWM Register (PWM-2562266) Ox1 D Tase Delay and Clock Phase Register Ox3 Blinking Fraquency Register Ox3 Blinking Fraquency Register Ox3 Blinking Duptar Register Ox3 Blinking Cuptar Register Ox3 Blinking Cuptar Register RW (0x00) PS (0x61) Accumulator RW (0x00) SY (0x52) Program Status Word RV (0x00) SY (0x52) Revice RW (0x01) MCCN (0x62) RFM Redec Stack Pointer RW (0x00) DYE (0x63) Bata Pointer RW (0x00) DYE (0x62) RW (0x00) T A Protected ACCN (0x64) RW (0x00) DYE (0x63) Data Pointe				
0x1B DC PWM Register (PWM=256256) 0x1C DC PWM Register (PWM=256256) 0x1T DPhase Delay and Clock Phase Register 0x1F P-0x30 PWM Register 0x13 Blinking Enable Register 0x33 Blinking Duty Cycle Register 0x34 Blinking Duty Cycle Register 0x35 Reset Register 0x37 Reset Register 0x38 Reset Register RW (0x00) 8 0x0F10 B Register RW (0x00) 8 0x0F10 Register RW (0x00) 9 8 0x15 CPU 0x38 Dister RW (0x00) 9 8 0x91 Stack Pointer RW (0x00) 9 8 0x91 RW (0x00) TA Protected 0x01 (0x26) RWA Relocation Register RW (0x00) 9 8 0x91 RW (0x00) TA Protected 0x02 (0x41) Stack Pointer RW (0x00) 9 8 0x90 RW				
0x1C DC PVWM Register (PWM-256/256). 0x1C Phase Delay and Clock Phase Register 0x11 Evhase Delay and Clock Phase Register 0x31 Blinking Enable Register 0x32 Blinking Enable Register 0x33 Blinking Tenable Register 0x33 Blinking Tenable Register 0x33 Blinking Tenable Register 0x35 Blinking Tenable Register 0x35 Blinking Tenable Register 0x35 Blinking Dupdate Register 0x37 Update Register 0x37 Update Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x38 Blinking Dupdate Register 0x37 Roset Register 0x38 Blinking Ordan RW (0x00) Status Vord RW (0x00) Status Vord RW (0x00) Status Vord RW (0x00) Status Vord RV (0x00) WCSO (0x6) XRAM Relocation Register RW (0x00) MCX0 (0x60) XAW Relocation Register RW (0x00) MX1 (0x4) Xtended dadress Register RW (0x00) MXX (0x4) MV (0x00) MX1 (0x4) Extended Data Pointer Low RW (0x00) MX4 (
0x1E Phase Delay and Clock Phase Register 0x15 Vision Provide Register 0x33 Blinking Enable Register 0x33 Blinking Enable Register 0x33 Blinking Frauber Register 0x35 Blinking Dubta Register 0x35 Blinking Frauber Register 0x35 Blinking Dubta Register 0x35 Reset Register 0x37 Update Register 0x37 Lobate Register 0x37 Reset Register 0x37 Reset Register 0x38 Selinking Dubta Register RW (0x00) B (0x10) Register RW (0x00) Sep (0x61) Stack Pointer RW (0x00) Sep (0x61) Stack Pointer RW (0x00) Star US2 RW (0x01) TA Protected DPX (0x05) Program Status Word RO(0x00) WTST (0x26) RW (0x00) WTST (0x26) RW (0x00) MXX (0x26) RW (0x00) MXX (0x26) RW (0x00) DPX (0x30) Data Pointer RW (0x00) DPX (0x40) RW (0x00) DPH (0x42) Extended Data Pointer Low RW (0x00) DPH (0x42) Extended Data Pointer NeW (0x00) DPH (0x43) Data Pointer RW (0x00) DPH (0x43) Data Pointer RW (0x00) DPH (0x45) Extended Data Pointer Low RW (0x00) DPH (0x45) Data Pointer RW (0x00) DPH (0x45) Data P				
0x1-0x30 FWM Register 0x32 Blinking Enable Register 0x33 Blinking Enable Register 0x34 Blinking Enable Register 0x35 Blinking Duty Cycle Register 0x36 Scaling Update Register 0x37 Update Register 0x37 Update Register 0x37 Update Register 0x37 Elexing Update Register 0x37 Reset Register 0x47 Reset Register 0x47 Reset Register 0x47 Reset Register 0x48 Stack Pointer RW (0x00) Status Vord RW (0x00) WCN (0x5) YR4M Relocation Register RW (0x00) WCN (0x5) XR4M Relocation Register RW (0x00) MCN (0x60) XR4M Relocation Register RW (0x00) DPR (0x80) Data Pointer Rele Rele RW (0x00) DPR (0x83) Data Pointer Rele Rele RW (0x00) DPR (0x83) Data Pointer High RW (0x00) DPH (0x83) Data Pointer High RW (0x00) DPH (0x83) Data Pointer High RW (0x00)		0x1D Phase Delay and Clock Phase Register	11	1
0x31 Blinking Enable Register 0x32 Blinking Enable Register 0x33 Blinking Frauency Register 0x35 Blinking Dudate Register 0x35 Blinking Dudate Register 0x37 Update Register 0x37 Update Register 0x37 Enset Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x400 Program Status Word RW (0x00) PSW (0x01) Program Status Word RW (0x00) SEP (0x61) Stack Pointer RW (0x00) SEP (0x62) Extended Stack Pointer RW (0x00) STTUS (0xC5) Program Status Word RQ(0x00) WTST (0x26) RW (0x07) MCCN (0xC6) XRAM Relocation Register RW (0x00) MXXX (0xC3) RW (0x07) MXXX (0xC4) RW (0x07) MXXX (0xC4) MVX Extended Address Register RW (0x00) DPF (0x83) Data Pointer Low RW (0x00) DPF (0x83) Data Pointer Low RW (0x00) DPH (0x83) Data Pointer Low RW (0x00) DPH (0x83) Data Pointer Register RW (0x00) DPH (0x83) Data Pointer High RW (0x00) DPH (0x85) Extended Data Pointer Low RW (0x00) DPH (0x85) Data Pointer Register RW (0x00) DPX (0x85) Data Pointer Register RW (0x00) DPX (0x83				
0x32 Blinking Enable Register. 0x34 Blinking Frequency Register. 0x34 Blinking Frequency Register 0x35 Scaling Update Register 0x35 Scaling Update Register 0x37 Update Register 0x37 Update Register 0x37 Update Register 0x37 Extended Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 9. 8051 CPU 0x47 Reset Register ACC (0x50) Accumutator RW (0x00) 80 (w10) Bregister RW (0x00) SP (0x51) Stack Pointer RW (0x00) 80 (w10) Stack Pointer RW (0x00) SYT US (0x52) Program Status Word RQ(0x00) WCN (0x50) Stack Pointer RW (0x00) WTST (0x92) RW (0x07) MCCN (0x50) RW (0x00) TA Protected ACON (0x9D) RW (0x00) TA Protected ACON (0x9D) RW (0x00) DPK (0x43) AW (0x00) DPK (0x32) Data Pointer Low RW (0x00) DPE (0x42) Data Pointer Low RW (0x00) DPH (0x43) Data Pointer High RW (0x00) DPH (0x43) Extended Data Pointer High RW (0x00) DPH (0x43) Extended Data Pointer High RW (0x00) DPX (0x43) Data Pointer Top RW (0x00) DPX (0x43) Data Pointer Top RW (0x00) DPX (0x43) Extended Data Pointer High RW (0x00) DPX (0x43) Extended Data Pointer Top				
0x33 Blinking Enable Register. 0x34 Blinking Frequency Register 0x35 Slinking Duty Cycle Register 0x36 Scaling Update Register 0x37 Update Register 0x38 Freset Register 9. 8051 CPU ACC (0xE0) Accumulator RW (0x00) B (0xF0) B Register RW (0x00) Structure PSW (0x00) Frogram Status Word RW (0x00) Structure Structure VM35 (0x2) RW (0x01) TA Protected MCCN (0x2) RW (0x00) TA Protected DPXR (0x01) ARW (0x00) TA Protected DPXR (0x02) RW (0x00) TA Protected DPXR (0x03) Data Pointer Low RW (0x00) DPK (0x32) Data Pointer Select RW (0x00) DPH (0x43) Data Pointer Low RW (0x00) DPH (0x43) Data Pointer Low RW (0x00) DPH (0x43) Data Pointer Low RW (0x00) DPH (0x43) Data Pointer High RW (0x00) DPH (0x48) Interrupt Enable Register RW (0x00) DPH (0x48) Interrupt Enable Register RW (0x00) DPK (0x43) Data Pointer Top RW (0x00) DPK (0x43) Nutharupt Enable Register RW (0x00) <td></td> <td></td> <td></td> <td></td>				
0x34 Blinking Prequency Register 0x35 Scaling Update Register 0x37 Gealing Update Register 0x37 Freset Register 0x4000 SP (0x50) Frogram Status Word RW (0x00) SF (0x51) Stack Pointer RW (0x00) STATUS (0x50) Frogram Status Word RQ(0x00) WTS1 (0x52) RV (0x07) MCCN (0x50) RW (0x00) TA Protected ACON (0x50) RW (0x00) MXAX (0x54) AW (0x00) DPR (0x45) Data Pointer Select RW (0x00) DPK (0x43) Data Pointer Low RW (0x00) DPH (0x43) Extended Data Pointer High RW (0x00) DPH (0x43) Extended Data Pointer High RW (0x00) DPH (0x43) Extended Data Pointer Now RW (0x00) DPH (0x43) Extended Data Pointer W (0x00) DPH (0x43) Extended Data Pointer Now RW (0x00) DPH (0x43) Extended Data Pointer W (0x00) DPH (0x43) Extended Data Pointer W (0x00				
0x36 Blinking Duty Cycle Register 0x37 Update Register 0x37 Vpdate Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x37 Reset Register 0x38 Reset Register 0x000) 9 8051 CPU ACC (0x60) Accumulator RW (0x00) PSW (0x00) Program Status Word RW (0x00) SP (0x81) Stack Pointer RW (0x00) STATUS (0x25) Program Status Word RO(0x00) WTST (0x29) RW (0x07) MCCN (0x26) RW (0x00) TA Protected DPXR (0x00) TW (0x00) TA Protected DPXR (0x03) Data Pointer Low RW (0x00) DPS (0x86) Data Pointer Select RW (0x00) DPH (0x32) Data Pointer High RW (0x00) DPH (0x33) Data Pointer High RW (0x00) DPH (0x33) Data Pointer High RW (0x00) DPH (0x48) Extended Data Pointer High RW (0x00) DPH (0x48) Extended Data Pointer RW (0x00) DPH (0x48) Interrupt Enable Register RW (0x00) DPH (0x48) Interrupt Enable Register RW (0x00) DPH (0x48) Interrupt Enable Register RW (0x00) EXIE (0x48) Interrupt Enable Register RW (0x00) EXIE (0x48) Interrupt Piontity Register RW (0x00) EXIE (0x48) Stended Interrupt F				
0x36 Scaling Update Register. 0x37 Freset Register. 9. 8051 CPU ACC (0xE0) Accumulator RW (0x00) PSW (0xD0) Program Status Word RW (0x00) PSW (0xD0) Program Status Word RW (0x00) SP (0x81) Stack Pointer RW (0x00) STATUS (0xC5) Program Status Word RQ(0x00) WTST (0x22) RW (0x07) MCON (0xC6) XRAM Relocation Register RW (0x00) WTST (0x22) RW (0x07) MCON (0xC6) XRAM Relocation Register RW (0x00) DPXR (0xDA) RW (0x00) TA Protected DPXR (0xDA) RW (0x00) TA Protected DPXR (0xDA) RW (0x00) TA Protected DPX (0x2A) MW (0x00) DP1 (0x83) Data Pointer Select RW (0x00) DP1 (0x83) Data Pointer Low RW (0x00) DP1 (0x83) Data Pointer High RW (0x00) DP4 (0x83) Data Pointer Top RW (0x00) EXIE (0x86) Interrupt Enable Register RW (0x00) EXIE (0x86) Interrupt Pintity Register RW (0x00) EXIE (0x86) Stended Interrupt Finde Register RW (0x00) EXIE (0x86) Stended Interrupt Finde Register RW (0x00) EXIE (0x87) Stended Interrupt Finde Register RW (0x00) EXIE (0x86)				
0x37 Update Register				
0x3F Reset Register. ACC (0xE0) Accumulator R/W (0x00) ACC (0xE0) Accumulator R/W (0x00) B (0xF0) B Register R/W (0x00) PSW (0xD0) Program Status Word R/W (0x00) SP (0x81) Stack Pointer R/W (0x00) SS P (0x81) Stack Pointer R/W (0x00) STATUS (0xC5) Program Status Word R/W (0x00) WTST (0x22) R/W (0x07) MCON (0xC6) RRAM Relocation Register R/W (0x00) TA Protected ACCN (0xC6) RRAM Relocation Register R/W (0x00) MCNN (0xC6) RRAM Relocation Register R/W (0x00) DPXR (0xC6) RRAM Relocation Register R/W (0x00) DPX (0x26) RRAM Relocation Register R/W (0x00) DPX (0x26) DATA Protected ACCN (0x46) DRW (0x00) DPX (0x26) DATA Pointer Select R/W (0x00) DPF (0x48) Data Pointer Low R/W (0x00) DP1 (0x43) Data Pointer High R/W (0x00) DP1 (0x43) Data Pointer Top R/W (0x00) DP4 (0x33) Data Pointer Top R/W (0x00) DPX (0x36) Data Pointer Top R/W (0x00) DPX1 (0x35) Extended Data Pointer R/W (0x00) EXIE (0x76) Extended Interrupt Register R/W (0x00) EXIE (0x76) Extended Interrupt Register R/W (0x00) EXIE (0x76) Extended Interrupt Flag Register R/W (0x00) EXIE (0x76) Extended Interrupt Flag R/W (0x00) EXIE (0x76) Extended Interrupt Flag R/W (0x00) EXIE (0x76) Extended Interrupt Flag R/W (0x00) EXIE (0x76) Extended Interrupt Flag R/W (0x00)				
 9. 8051 CPU ACC (0xE0) Accumulator R/W (0x00). B (0xF0) B Register R/W (0x00). SPSW (0x00) Program Status Word R/W (0x00). SEP (0x89B) Extended Stack Pointer R/W (0x00). STATUS (0xC5) Program Status Word RQ(0x00). WTST (0x92) R/W (0x07). MCON (0x62) R/W (0x07). MCON (0x63) KRAM Relocation Register R/W (0x00) TA Protected . ACON (0x9D) R/W (0x00) TA Protected . DPXR (0x0A) R/W (0x00). DPL (0x86) Data Pointer Select R/W (0x00). DPL (0x83) Data Pointer Select R/W (0x00). DPL (0x83) Data Pointer Select R/W (0x00). DPH (0x83) Data Pointer Low R/W (0x00). DPH (0x83) Data Pointer Low R/W (0x00). DPH (0x83) Data Pointer Top R/W (0x00). DPH (0x85) Extended Data Pointer Right R/W (0x00). DPX (0x93) Data Pointer Top R/W (0x00). E (0xA8) Interrupt Fnable Register R/W (0x00). E (0xA8) Interrupt Fnable Register R/W (0x00). EXIF (0xF8) Extended Interrupt Fnable Register R/W (0x00). EXIF (0xF8) FWW (0x0F) MKMASK (0x9F) FWW (0xFF) Make Lp Mask Register TB Protected. MCON (0x28) W/T fnither Protected R/W (0x00). PCON (0x28) R/W (0x00). PCON (0x28) R/W (0x00).				
ACC (0xE0) Accumulator RW (0x00) B (0xF0) B Register RW (0x00) SP (0xB1) Stack Pointer RW (0x00) SF (0xB2) Rxt Pointer RW (0x00) STATUS (0xC5) Program Status Word RQ(0x00) WTST (0xS2) RW (0x07) MCON (0xC6) XRAM Relocation Register RW (0x00) TA Protected ACON (0x20) RW (0x00) MXAX (0x2A) RW (0x00) DPK (0x6B) Data Pointer Select RW (0x00) DPS (0x6B) Data Pointer Select RW (0x00) DPL (0x8B) Data Pointer Select RW (0x00) DPL (0x82) Data Pointer Select RW (0x00) DPL (0x83) Data Pointer Select RW (0x00) DPL (0x83) Data Pointer FW (0x00) DPL (0x83) Data Pointer FW (0x00) DPL (0x83) Data Pointer Top RW (0x00) DPL (0x83) Data Pointer Top RW (0x00) DPX (0x93) Data Pointer Top RW (0x00) EXIE (0x4B) Interrupt Finable Register RW (0x00) EXIE (0x4B) Extended Interrupt Finable Register RW (0x00) EXIE (0x4B) Extended Interrupt Finable Register RW (0x00) EXIE (0x5B) RW (0x0F) TA (0xC7) Time Access Control Register RW (0x00) FCON (0x8B) RW (0x00) TA (0xC7) Time Access Control Register RW (0x00) PCON (0x8B) RW (0x00) TA (0xC7) Time Access Control Register RW (0x00) PCON (0x8B) RW (0x00) TA (0xC7) Time Access Control Register RW (0xC7) TB Protected WDCON (0xBB) WDT (0x0xxx) CKSEL (0x6D) Watchdog Timer 2 Time Out Value Low Byte RW (0x01) TB Protected WDT2H (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte RW (0xCF) TB Protected WDT2H (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte RW (0xCF) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte RW (0xCF) TB Protected WDT3				
B (0xF0) B Register RW (0x00)	9.	8051 CPU	.20)
PSW (0xD0) Frogram Status Word R/W (0x00)				
SP (0x81) Stack Pointer R/W (0x00) ESP (0x98) Extended Stack Pointer R/W (0x00) STATUS (0xC6) Program Status Word RO(0x00) WTST (0x92) R/W (0x07) MCON (0x66) XRAM Relocation Register R/W (0x00) TA Protected ACON (0x66) XRAM Relocation Register R/W (0x00) DPXR (0x06) XRAM Relocation Register R/W (0x00) DPXR (0x06) XRAM Relocation Register R/W (0x00) DPS (0x86) Data Pointer Low R/W (0x00) DPL (0x82) Data Pointer Low R/W (0x00) DPH (0x83) Data Pointer Low R/W (0x00) DPH (0x85) Extended Data Pointer Live R/W (0x00) DPH (0x85) Extended Data Pointer Top R/W (0x00) DPX (0x95) Extended Data Pointer Top R/W (0x00) DPX (0x85) Extended Data Pointer Top R/W (0x00) EXIE (0x86) Extended Interrupt Register R/W (0x00) EXIE (0x86) Extended Interrupt Register R/W (0x00) EXIF (0x76) Extended Interrupt Register R/W (0x00) EXIF (0x78) Extended Interrupt Register R/W (0x00)				
ESP (0x9B) Extended Stack Pointer RW (0x00) STATUS (0x25) Program Status Word RO(0x00) WTST (0x92) RW (0x07) MCON (0x20) RW (0x00) T Protected DPXR (0x9D) RW (0x00) T Protected DPXR (0x8E) MOVX Extended Address Register RW (0x00) DPS (0x86) Data Pointer Select RW (0x00) DPL (0x83) Data Pointer Select RW (0x00) DPH (0x83) Data Pointer High RW (0x00) DPH (0x83) Data Pointer High RW (0x00) DPX (0x93) Data Pointer Top RW (0x00) EXIS (0x95) Extended Data Pointer High RW (0x00) DPX (0x93) Data Pointer Top RW (0x00) EXIS (0x95) Extended Interrupt Register RW (0x00) EXIS (0x95) Extended Interrupt Pionity Register RW (0x00) EXIF (0x78) Extended Interrupt Pionity Register RW (0x00) EXIF (0x79) Time Access Control Register RW (0x00) TA (0xC7) Time Access Control Register RW (0x00) PCON (0x88) R/W (0x00) TA (0xC4) RW (0x00) PCON (0x87) RW (0x07) WKMASK (0x9F) Wake Up Mask Register TB Protected WKMASK (0x9F) Wake Up Mask Register RW (0x00) PCON (0x87) RW (0x00) PCON (0x87) RW (0x00) PCON (0x88) R/W (0x00) PCON (0x88) R/W (0x00) PCON (0x88) VDT1 Interrupt Piag Register RW (0x0C) TB Protected WDT2H (0xA0DA) WDT1 Interrupt Piag Register RW (0x02) TA Protected only for bi 0 RWT CKCON (0x88) Clock Control and WDT1 RW (0xC7) WDT2CF (0xA0DB) Watchdog Timer 2 Time Out Value Liop Byte RW (0x07) TB Protected WDT3L (0xA0DA) Watchdog Timer 2 Time Out Value Liop Byte RW (0x07) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Time Out Value Liop Byte RW (0x07) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Time Out Value Liop Byte RW (0x07) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Time Out Value Liop		PSW (0xD0) Program Status Word R/W (0x00)	20)
STATUS (0xC5) Program Status Word RO(0x00)		SP (0x81) Stack Pointer R/W (0x00)	2()
 WTST (0x92) R/W (0x07) MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected ACON (0x9D) R/W (0x00) TA Protected DPXR (0x9D) R/W (0x00) MXAX (0xEA) MOVX Extended Address Register R/W (0x00) DPS (0x86) Data Pointer Select R/W (0x00) DPL (0x83) Data Pointer Low R/W (0x00) DPH (0x83) Data Pointer High R/W (0x00) DPH (0x83) Data Pointer High R/W (0x00) DPH (0x83) Data Pointer High R/W (0x00) DPH (0x83) Data Pointer Top R/W (0x00) DPH (0x83) Data Pointer High R/W (0x00) DPX (0x93) Data Pointer Top R/W (0x00) EXIE (0x68) Extended Data Pointer Top R/W (0x00) EXIE (0x64) Extended Interrupt Fang R/W (0x00) EXIE (0x64) Extended Interrupt Priority Register R/W (0x00) EXIF (0x78) Extended Interrupt Fang R/W (0x00) EXIF (0x84) FXW (0x07F) Wake Up Mask Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxx0)) TB (0xC3) Time Access Control Register R/W (0x00) PCON (0x87) R/W (0x07F) Wake Up Mask Register TB Protected WKMASK (0x87F) R/W (0x00) PCON (0x88) R/W (0x00) TIm Protected WMCON (0x88) R/W (0x00) TIm Protected WMCON (0x88) R/W (0x00) TIm Protected WMCON (0x88) R/W (0x00) TIm Protected WDCON (0x88) R/W (0x00) TIm Protected WDCON (0x88) R/W (0x00) TIm Protected WDT31 (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte R/W (0x07) TB Protected WDT34 (0xA0DB) Watchdog Timer 3 Configure Register R/W (0x00) TB Pro		ESP (UX9B) Extended Stack Pointer R/W (UX00)	20	ן ר
MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected ACON (0x9D) R/W (0x00) TA Protected DPXR (0xDA) R/W (0x00) MXAX (0xEA) MOVX Extended Address Register R/W (0x00) DPS (0x86) Data Pointer Low R/W (0x00) DPH (0x83) Data Pointer Low R/W (0x00) DPH (0x84) Extended Data Pointer Low R/W (0x00) DPH1 (0x85) Extended Data Pointer Low R/W (0x00) DPX1 (0x85) Extended Data Pointer Low R/W (0x00) DPX1 (0x85) Extended Data Pointer Top R/W (0x00) DPX1 (0x85) Extended Data Pointer Top R/W (0x00) EXIE (0x48) Extended Data Pointer Top R/W (0x00) EXIE (0x48) Extended Data Pointer Top R/W (0x00) EXIE (0x48) Interrupt Enable Register R/W (0x00) EXIE (0x48) Interrupt Enable Register R/W (0x00) EXIE (0x48) Extended Interrupt Priority Register R/W (0x00) EXIF (0x48) Extended Interrupt Priority Register R/W (0x00) EXIF (0x48) Extended Interrupt Piag R/W (0x00) EXIF (0x48) R/W (0x00) TA (0x27) Time Access Control Register A R/W (0x00) FCON (0x88) R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) System Clock Selection Register R/W (0x00) PCON (0x87) System Clock Selection Register R/W (0x02) TB Protected. WKMASK (0x9F) System Clock Selection Register R/W (0x02) TB Protected. WCON (0x88) R/W (0x00) PCON (0x88) R/W (0x00) PCON (0x89) MDT1 Interrupt Flag R/W (0x02) TA Protected. WCON (0x08) WDT1 Interrupt Flag R/W (0x02) TA Protected. WDCON (0x08) WDT1 Interrupt Flag R/W (0x02) TA Protected. WDT2L (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte R/W (0x07) TB Protected. WDT3L (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte R/W (0x07) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value High Byte R/W (0x07) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x07) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x07) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byt				
ACON (0xB0) R/W (0x00) TA Protected. DPXR (0xDA) R/W (0x00)		MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected		י כ
DPXR (0xDA) R/W (0x00) MXAX (0xEA) MOVX Extended Address Register R/W (0x00) DPS (0x86) Data Pointer Low R/W (0x00) DPL (0x82) Data Pointer Low R/W (0x00) DPH (0x83) Data Pointer Low R/W (0x00) DPH1 (0x83) Extended Data Pointer Low R/W (0x00) DPH1 (0x83) Extended Data Pointer High R/W (0x00) DPX1 (0x93) Extended Data Pointer Top R/W (0x00) DPX1 (0x93) Data Pointer Top R/W (0x00) DPX1 (0x93) Data Pointer Top R/W (0x00) EXIE (0x48) Interrupt Enable Register R/W (0x00) EXIE (0x48) Interrupt Priority Register R/W (0x00) EXIF (0x58) Extended Interrupt Enable Register R/W (0x00) EXIF (0x58) Extended Interrupt Priority Register R/W (0x00) EXIF (0x59) Extended Interrupt Priority Register R/W (0x00) EXIF (0x59) Extended Interrupt Priority Register R/W (0x00) EXIF (0x59) Time Access Control Register A R/W (0x00) TA (0xC7) Time Access Control Register B R/W (0x00) PCON (0x88) R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x02) TB Protected WDCON (0x08) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT3L (0xA0D4) Watchdog Timer 3 Configure Registers R/W (0x07) TB Protected WDT3L (0xA0D5) Watchdog Timer 3 Configure Registers R/W (0x07) TB Protected WDT3L (0xA0D5) Watchdog Timer 3 Timeout Value Lingh Byte R/W (0x07) TB Protected WDT3H (0xA0D5) Watchdog Timer 3 Timeout Value High Byte R/W (0x07) TB Protected WDT3H (0xA0D5) Watchdog Timer 3 Timeout Value High Byte R/W (0x07) TB Protected WDT3H (0xA0D5) Watchdog Timer 3 Timeout Value High Byte R/W (0x07) TB Protected WDT3H (0xA0D5) Watc				
MXAX (0xEA) MOVX Extended Address Register R/W (0x00). DPS (0x86) Data Pointer Select R/W (0x00). DPL (0x82) Data Pointer High R/W (0x00). DPH1 (0x83) Data Pointer High R/W (0x00). DPH1 (0x83) Extended Data Pointer Low R/W (0x00). DPX1 (0x95) Extended Data Pointer Top R/W (0x00). DPX1 (0x95) Extended Data Pointer Top R/W (0x00). EXIE (0x48) Interrupt Enable Register R/W (0x00). EXIE (0x48) Interrupt Enable Register R/W (0x00). EXIE (0x48) Interrupt Finable Register R/W (0x00). EXIE (0x48) Interrupt Priority Register R/W (0x00). EXIF (0x48) Interrupt Priority Register R/W (0x00). EXIF (0x48) Extended Interrupt Finable Register R/W (0x00). EXIF (0x48) Interrupt Priority Register R/W (0x00). EXIF (0x48) R/W (0xFF) Wake Up Mask Register TB Protected . TCON (0x88) R/W (0x00). TA (0xC7) Time Access Control Register A R/W (0xx00). TA (0xC7) Time Access Control Register B R/W (0x00). PCON (0x87) R/W (0x00). PCON (0x87) R/W (0x00). PMR (0xC4) R/W (010xxxx). CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected. WMCASK (0x9F) Wake-Up Mask Register R/W (0x0C) TB Protected. WMCASK (0x9F) Wake-Up Mask Register R/W (0x0C) TB Protected. WDCON (0x88) R/W (0100). PMR (0xC4) R/W (0100xxxx). CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected. WDCON (0x8B) WDT1 Interrupt Flag Register R/W (0x0C) TB Protected. WDCON (0x8B) WDT1 Interrupt Flag Register R/W (0x0C) TB Protected. WDCON (0x8B) WDT1 Interrupt Flag Register R/W (0x0C) TB Protected. WDT2L (0xA0D8) Watchdog Timer 2 Time Out Value Low Byte R/W (0x0F) TB Protected. WDT2L (0xA0D8) Watchdog Timer 2 Time Out Value Low Byte R/W (0x0F) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x0F) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Lingh Byte R/W (0x0F) TB Protected. WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Lingh Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Lingh Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Lingh Byte R/W (0x0F) TB Protected. W				
DPL (0x82) Data Pointer Low R/W (0x00) DPH (0x83) Data Pointer High R/W (0x00) DPH (0x84) Extended Data Pointer Low R/W (0x00) DPH (0x85) Extended Data Pointer Top R/W (0x00) DPX (0x95) Extended Data Pointer Top R/W (0x00) DPX (0x95) Extended Data Pointer Top R/W (0x00) EXIE (0x88) Interrupt Enable Register R/W (0x00) EXIE (0x88) Interrupt Enable Register R/W (0x00) EXIE (0x78) Extended Interrupt Priority Register R/W (0x00) EXIP (0x78) Extended Interrupt Priority Register R/W (0x00) EXIF (0x78) Extended Interrupt Priority Register R/W (0x00) EXIF (0x79) Extended Interrupt Priority Register R/W (0x00) EXIF (0x79) Extended Interrupt Flag R/W (0x00) EXIF (0x79) Extended Interrupt Flag R/W (0x00) EXIF (0x79) Time Access Control Register A R/W (xxxxxxx0) TA (0xC7) Time Access Control Register B R/W (0x00) PCON (0x88) R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WEMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WEMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WDT2L (0xA0DB) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0DB) Watchdog Timer 2 Configure Registers R/W (0x07) TB Protected WDT3L (0xA0DA) Watchdog Timer 2 Time Out Value Low Byte RW (0x0F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x00) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x0F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x07) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x07) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x00) TB Prot				
DPH (0x83) Data Pointer High R/W (0x00) DPL1 (0x84) Extended Data Pointer Low R/W (0x00) DPX (0x93) Data Pointer Top R/W (0x00) DPX1 (0x95) Extended Data Pointer Top R/W (0x00) EX[2000000000000000000000000000000000000				
DPL1 (0x84) Extended Data Pointer Low R/W (0x00) DPH1 (0x85) Extended Data Pointer Top R/W (0x00) DPX (0x93) Data Pointer Top R/W (0x00) EXIE (0x48) Interrupt Enable Register R/W (0x00) EXIE (0x48) Interrupt Enable Register R/W (0x00) EXIE (0x58) Extended Interrupt Enable Register R/W (0x00) EXIP (0x58) Extended Interrupt Priority Register R/W (0x00) EXIF (0x57) Extended Interrupt Priority Register R/W (0x00) EXIF (0x57) Time Access Control Register A R/W (xxxxxx0) TA (0xC7) Time Access Control Register A R/W (xxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PMR (0xC4) R/W (010xxxx). CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x0C) TB Protected WCCON (0x8F) Clock Control and WDT1 R/W (0xC7). WDT2CF (0xA0DB) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCCON (0x8E) Clock Control and WDT1 R/W (0xC7). WDT2CF (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte R/W (0x0F) TB Protected WDT3L (0xA0DA) Watchdog Timer 2 Time Out Value Low Byte R/W (0x0F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H				
DPH1 (0x85) Extended Data Pointer High R/W (0x00) DPX (0x93) Data Pointer Top R/W (0x00) DPX1 (0x95) Extended Data Pointer Top R/W (0x00) EXIE (0x88) Interrupt Enable Register R/W (0x00) EXIE (0x88) Interrupt Enable Register R/W (0x00) EXIE (0x78) Extended Interrupt Enable Register R/W (0x00) EXIF (0x79) Extended Interrupt Register R/W (0x00) EXIF (0x91) Extended Interrupt Flag R/W (0x00) WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (0000) PCON (0x87) R/W (0000) PCON (0x87) R/W (0000) PCON (0x87) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WDCON (0xB8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT. CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0DB) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected. WDT2L (0xA0DB) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0xFF) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0xFF) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x00) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Ti				
DPX (0x93) Data Pointer Top R/W (0x00) DPX1 (0x95) Extended Data Pointer Top R/W (0x00) IE (0xA8) Interrupt Enable Register R/W (0x00) EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00) EXIF (0x91) Extended Interrupt Priority Register R/W (0x00) EXIF (0x91) Extended Interrupt Priority Register R/W (0x00) WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxx0). TB (0xC8) Time Access Control Register A R/W (xxxxxx0). TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00). PCON (0x87) R/W (0x00). PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected. WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x0C) TA Protected only for bit 0 RWT. CKCON (0x8E) Clock Control and WDT1 R/W (0xC7). WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected. WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected. WDT2L (0xA0D8) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected. WDT2L (0xA0DA) Watchdog Timer 3 Timeout Value Low Byte RW (0xFF) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0x0F) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0x0F) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x0F) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected. WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected. WDT3H				
DPX1 (0x95) Extended Data Pointer Top R/W (0x00) IE (0xA8) Interrupt Enable Register R/W (0x00) EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00) IP (0xB8) Interrupt Priority Register R/W (0x00) EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00) EXIF (0x91) Extended Interrupt Priority Register R/W (0x00) EXIF (0x91) Extended Interrupt Priority Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010) PMR (0xC4) R/W (010) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x0C) TA Protected only for bit 0 RWT CKCCON (0xB8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCCON (0xA8] Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2L (0xA0D9) Watchdog Timer 3 Configure Registers R/W (0x07) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Configure Registers R/W (0x07) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte RW (0xFF) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x07) TB Protected WDT3H (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00				
IE (0xA8) Interrupt Enable Register R/W (0x00) EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00) IP (0xB8) Interrupt Priority Register R/W (0x00) EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00) EXIF (0x91) Extended Interrupt Flag R/W (0x00) WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x0C) TB Protected WCCON (0x85) System Clock Selection Register R/W (0x02) TA Protected WDCON (0x28) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte R/W (0x0F) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected .		DPX (0x95) Data Folinter Top R/W (0x00) DPX1 (0x95) Extended Data Pointer Top R/W (0x00)		+ 1
 EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)				
IP (0xB8) Interrupt Priority Register R/W (0x00) EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00) EXIF (0x91) Extended Interrupt Flag R/W (0x00) WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PCON (0x87) R/W (000) PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8B) KDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8B) Clock Control and WDT1 R/W (0xC7). WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D8) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Configure Registers R/W (0x01) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protecte				
 EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)				
 WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected				
TCON (0x88) R/W (0x00) TA (0xC7) Time Access Control Register A R/W (xxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (0100xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0x7F) TB Protected WDCON (0x08) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT3L (0xA0DA) Watchdog Timer 3 Configure Registers R/W (0x0F) TB Protected WDT3L (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x07) WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value Low Byte RW (0x3F) TB Protected WDT3L (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x88) R/W (0x00)		EXIF (0x91) Extended Interrupt Flag R/W (0x00)	26	3
TA (0xC7) Time Access Control Register A R/W (xxxxxx0) TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010xxxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT3CF (0xA0DA) Watchdog Timer 3 Configure Registers R/W (0x0F) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x07) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Timeout Value Low Byte RW (0xFF) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
TB (0xC9) Time Access Control Register B R/W (0x00) PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010xxxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Configure Registers R/W (0x0F) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x01) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TMOD (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00)		TCON (0x88) R/W (0x00)	27	7
PCON (0x87) R/W (0x00) PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0x01) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
PMR (0xC4) R/W (010xxxx) CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected. WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected				
CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected				
 WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected				
 WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected				
CKCON (0x8E) Clock Control and WDT1 R/W (0xC7) WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)		WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT	31	í
WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0xOF) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0xOF) TB Protected WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)		WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected	32	2
WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)		WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected	33	3
WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)		WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected	33	3
WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
TCON (0x88) R/W (0x00) TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00) TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				
TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)				



	TL1 (0x8B) Timer 1 Low Byte Register R/W (0x00)	36
	TH1 (0x8D) Timer 1 High Byte Register R/W (0x00)	. 30
	T2CON (0xC8) Timer 2 Control and Configuration Register R/W (0x00)	. 36
	TL2 (0xCC) Timer 2 Low Byte Register R/W (0x00)	
	TH2 (0xCD) Timer 2 High Byte Register R/W (0x00)	.38
	RLDL (0xCA) Timer 2 reload Low Byte Register R/W (0x00)	.38
	RLDH (0xCB) Timer 2 reload High Byte Register R/W (0x00)	20
	RLDH (0XCB) TIME 2 Teload High Byte Register R/W (0X00)	. 30
	T34CON (0xCF) Timer 3 and Timer 4 Control and Status Register R/W (0x00)	. 39
	TL3 (0xAE) Timer 3 Low Byte Register R/W (0x00)	
	TH3 (0xAF) Timer 3 High Byte Register R/W (0x00)	
	TL4 (0xAC) Timer 4 Low Byte Register R/W (0x00)	. 39
	TH4 (0xAD) Timer 4 High Byte Register R/W (0x00)	30
		. 53
	T5CON (0xA068) Timer 5 Control and Status Register (0x00)	.40
	TL5 (0xA069) Timer5 Low Byte Register R/W (0x00)	. 40
		40
	TH5 (0xA06A) Timer5 Medium Byte Register R/W (0x00)	
	TT5 (0xA06B) Timer5 High Byte Register R/W (0x00)	. 40
	ARCON (0xFF) MDU Control R/W (0x00)	
	MD0 (0xF9) MDU Data Register 0 R/W (0x00)	
	MD1 (0xFA) MDU Data Register 1 R/W (0x00)	. 41
	MD2 (0xFB) MDU Data Register 2 R/W (0x00)	
		. 41
	MD3 (0xFC) MDU Data Register 3 R/W (0x00)	
	MD4 (0xFD) MDU Data Register 4 R/W (0x00)	.41
	MD5 (0xFE) MDU Data Register 5 R/W (0x00)	
	I2CMTP (0xF7) I2C Master Time Period R/W (0x00)	
	I2CMSA (0xF4) I2C Master Slave Address R/W (0x00)	.44
	I2CMBUF (0xF6) I ² C Master Data Buffer Register R/W (0x00)	
	I2CMCR (0xF5) I ² C Master Control and Status Register R/W (0x00)	. 44
	I2CMTO (0xC3) I2CTime Out Control Register R/W (0x00)	
	CCCFG (0xA078) Checksum/CRC Accelerator Configuration Register R/W (0x00)	
	CCDATA0 (0xA07C) Checksum/CRC Data Register 0 R/W (0x00)	. 47
	CCDATA1 (0xA07D) Checksum/CRC Data Register 1 R/W (0x00)	
	CCDATA2 (0xA07E) Checksum/CRC Data Register 2 R/W (0x00)	
	CCDATA3 (0xA07F) Checksum/CRC Data Register 2 R/W (0x00)	47
	BPINTF (0xA0E0) Break Point Interrupt Flag Register R/W (0x00)	10
	BPINTE (0xA0E1) Break Point Interrupt Enable Register R/W (0x00) TB Protected	. 48
	BPINTC (0xA0E2) Break Point Interrupt Control Register R/W (0x00)	48
	BPCTRL (0xA0E3) DBG and BKP ISR Control and Status Register R/W (b'11111100)	
	PC1AL (0xA0F0) Program Counter Break Point 1 Low Address Register R/W (0x00)	. 49
	PC1AH (0xA0F1) Program Counter Break Point 1 High Address Register R/W (0x00)	10
	PC1AT (0xA0F2) Program Counter Break Point 1 Top Address Register R/W (0x00)	
	PC2AL (0xA0F4) Program Counter Break Point 2 Low Address Register R/W (0x00)	.49
	PC2AH (0xA0F5) Program Counter Break Point 2 High Address Register R/W (0x00)	
	PC2AT (0xA0F6) Program Counter Break Point 2 Top Address Register R/W (0x00)	.49
	DBPCIDL (0xA098) Debug Program Counter Address Low Register RO (0x00)	.49
		0
	DBPCIDH (0xA099) Debug Program Counter Address High Register RO (0x00)	
	DBPCIDT (0xA09A) Debug Program Counter Address Top Register RO (0x00)	. 50
	DBPCNXL (0xA09B) Debug Program Counter Next Address Low Register RO (0x00)	
	DBPCNXH (0xA09C) Debug Program Counter Next Address High Register RO (0x00)	
	DBPCNXT (0xA09D) Debug Program Counter Next Address Top Register RO (0x00)	. 50
	STEPCTRL (0xA09É) Single Step Control Enable Register R/W (0x00)	
	SI2CDBGID (0xA09F) Slave I ² C Debug ID Register R/W (0x36) TB Protected	
	DECCCFG (0xA02D) Data ECC Configuration Register R/W (0x80) TB Protected	.51
	DECCADL (0xA02E) Data ECC Configuration and Address Register Low RO (0x00)	
	DECCADH (0xA02F) Data ECC Configuration and Address Register High RO (0x80)	
	PECCCFG (0xA00D) Program ECC Configuration Register R/W (0x80) TB Protected	.51
	PECCADL (0xA00E) Program ECC Fault Address Register Low RO (0x00)	
	PECCADH (0xA00F) Program ECC Fault Address Register High R/W (0x80)	
	BSTCMD (0xA016) SRAM Built-In and Logic Self-Test R/W (0x00) TB Protected	.52
	TSTMON (0xA014) Test Monitor Flag R/W (0x00)	
	RSTCMD (0xA017) Reset Command Register R/W (0x00) TB Protected	. 54
10	Flash Controller	55
10.		
	FLSHCMD (0xA025) Flash Controller Command Register R/W (0x80) TB Protected	. 55
	FLSHDATL (0xA020) Flash Controller Data Register R/W (0x00)	
	FLSHDATH (0xA021) Flash Controller Data Register R/W (0x00)	
	FLSHADL (0xA022) Flash Controller Low Address Data Register R/W (0x00)	. 56
	FLSHADH (0xA023) Flash Controller High Address Data Register R/W (0x00)	56
	FLSHECC (0xA024) Flash ECC Accelerator Register R/W	
	ISPCLKF (0xA026) Flash Command Clock Scaler R/W (0x25) TB Protected	. 56
	FLSHPRT0 (0xA030) Flash Zone Protection Register 0 R/W (0x00) TB Protected	
	FLSHPRT1 (0xA030) Flash Zone Protection Register 1 R/W (0x00) TB Protected	. 57
	ELSHER IT (UXAU3T) FIASD ZODE PROTECTION REDISTER 1 R/W (UXUU) LB Protected	5/



	FLSHPRT2 (0xA032) Flash Zone Protection Register 2 R/W (0x00) TB Protected	57
	FLSHPRT3 (0xA033) Flash Zone Protection Register 3 R/W (0x00) TB Protected	
	FLSHPRT4 (0xA034) Flash Zone Protection Register 4 R/W (0x00) TB Protected	
	FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected	57
	FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected	
	FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected	
	FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected	
	FLSHPPT1 (0xA0C1) Flash Zone Protection Permanent Register 1 R/W (0xFF) TB Protected	58
	FLSHPPT2 (0xA0C2) Flash Zone Protection Permanent Register 2 R/W (0xFF) TB Protected	58
	FLSHPPT3 (0xA0C3) Flash Zone Protection Permanent Register 3 R/W (0xFF) TB Protected	58
	FLSHPPT4 (0xA0C4) Flash Zone Protection Permanent Register 4 R/W 0xFF) TB Protected	58
	FLSHPPT5 (0xA0C5) Flash Zone Protection Permanent Register 5 R/W (0xFF) TB Protected	58
	FLSHPPT6 (0xA0C6) Flash Zone Protection Permanent Register 6 R/W (0xFF) TB Protected	58
	FLSHPPT7 (0xA0C7) Flash Zone Protection Permanent Register 7 R/W (0xFF) TB Protected	58
	FLSHPTI (0xA0C8) Flash IFB Protection Register R/W (0bXX11XX00) TB Protected	58
	FLSHPRTC (0xA027) Flash Controller Code Protection Register R/W (0x00) TB Protected	58
	FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected	59
11.	I ² C Slave Controller 2 (I2CS2)	
	I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)	
	I2CSST2 (0xDC) I2CS2 Status Register R/W (0x00)	61
	I2CSADR2 (0xDD) I2CS2 Slave Address 1 Register R/W (0x00)	
	I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00)	62
	I2CSADR2A (0xDF) I2CS2 Slave Address 2 Register R/W (0x00)	62
12.	EUART1 with Enhanced Function of UART1	
	SCON1 (0xB1) EUART1 Configuration Register R/W (0x00)	63
	SCON1X (0xB2) EUART1 Configuration Register R/W (0x00)	63
	SFIFO1 (0xB3) EUART1 FIFO Status/Control Register R/W (0x00)	64
	SINT1 (0xB4) EUART1 Interrupt Status/Enable Register R/W (0x00)	65
	SBUF1 (0xB5) EUART1 Data Buffer Register R/W (0x00)	65
	SBR1L (0xB6) EUART1 Baud Rate Register Low byte R/W (0x00)	66
	SBR1H (0xB7) EUART1 Baud Rate Register High byte R/W (0x00)	
	SBRK1 (0xC1) EUART1 Break Configuration Register R/W (0x00)	66
13.	EUART2 with LIN Controller	67
	COONID (0x00) LIADTO Configuration Devictor DAM (0x00)	~ -
	SCON2 (0xC2) UART2 Configuration Register R/W (0x00)	
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)	68
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00)	68 69
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)	68 69 70
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00)	68 69 70 71
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)	68 69 70 71 72
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF)	68 69 70 71 72 72
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)	68 69 70 71 72 72 72
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00)	68 69 70 71 72 72 72 72
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINCNTRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00)	68 69 70 71 72 72 72 72 73
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINCNTRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTTEN (0xA096) LIN Interrupt Enable Register R/W (0x00)	68 69 70 71 72 72 72 72 73 73
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINITCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINITEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINITEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B3) LIN RXD Dominant Timeout LOW Registers R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINITCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOH (0xA082) LIN TXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA084) LIN RXD Dominant Timeout HIGH Registers R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINITEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00)	68 69 70 71 72 72 72 72 73 73 74 75 75 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRH (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINITCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOL (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width High Registers R/W (0x00)	68 69 70 71 72 72 72 72 72 73 73 73 75 75 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINITCON (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B1) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOH (0xA0B2) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B4) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width Registers R/W (0x00)	68 69 70 71 72 72 72 72 72 73 73 73 75 75 75 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRH (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINITCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOL (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width High Registers R/W (0x00)	68 69 70 71 72 72 72 72 72 73 73 73 75 75 75 75 75 75
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)	68 69 70 71 72 72 73 73 75 75 75 75 75
14.	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA091) LIN Status/Control Register R/W (0x00) LINCTRL (0xA092) LIN Time Register High R/W (0xFF) LINCNTRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA0B0) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B5) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDACT (0xA0B8) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDWKC (0xA0B7) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00)	68 69 70 71 72 72 72 72 73 73 73 75 75 75 75 75 75
14.	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Timer Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINTCON (0xA080) LIN Interrupt Enable Register R/W (0x00) TXDTOL (0xA081) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA082) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA083) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA084) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA085) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA086) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA087) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDCK (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDCK (0xA087) Bus Stuck Dominant Fault Wakeup Configuratio	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75
14.	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA096) LIN Interrupt Flag Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00) LINTCON (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOL (0xA0B2) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDCRC (0xA1) SPI Configuration Register R/W (0b001000xx)	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 76 76
14.	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINCTRL (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) LININTEN (0xA086) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOH (0xA0B2) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA0B3) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) BSDCLRL (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRL (0xA0B5) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLR (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLR (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLR (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00)	68 69 70 71 72 72 72 73 73 73 73 75 75 75 75 75 75 75 75 76 76 77
14.	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA096) LIN Interrupt Flag Register R/W (0x00) LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00) LINTCON (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOL (0xA0B2) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDCRC (0xA1) SPI Configuration Register R/W (0b001000xx)	68 69 70 71 72 72 72 73 73 73 73 75 75 75 75 75 75 75 75 76 76 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRH (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA094) EUART/LIN Baud Rate Register R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00) TXDTOL (0xA0B1) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA0B1) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA0B3) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B4) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA0B5) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDACT (0xA0B7) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRH (0xA0B6) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDWKC (0xA0B7) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) </td <td>68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 75 75 76 76 77</td>	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 75 75 76 76 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA091) LIN Status/Control Register High R/W (0xFF) LINCNTRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINTCON (0xA080) LIN Timeout Configuration Registers R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout HIGH Registers R/W (0x00) TXDTOL (0xA082) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA083) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA084) LIN XD Dominant Clear Width Low Registers R/W (0x00) BSDCLRL (0xA085) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDCLRL (0xA086) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRL (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRL (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRL (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) </td <td>68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 75 75 76 77 77 77</td>	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 75 75 76 77 77 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA093) EUART/LIN Bedgister R/W (0x0FF) LINCNTRL (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LINTCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOH (0xA082) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA083) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA084) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA084) LIN RXD Dominant Clear Width Low Registers R/W (0x00) BSDCLRL (0xA085) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) SPIOR (0xA1) SPI Configuration Register R/W (0b001000xx)	68 69 70 71 72 72 72 73 73 73 73 75 75 75 75 75 75 75 75 76 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 75 75 75 75 77 77 75 75 75 75 77 77 75 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 77 75 75 75 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Canble Register R/W (0x00) SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA091) LIN Timer Register High R/W (0xFF) LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF) LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININT (0xA096) LIN Interrupt Enable Register R/W (0x00) LINTCON (0xA086) LIN Time out Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) TXDTOH (0xA082) LIN TXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA081) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA083) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) BSDCLRL (0xA085) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRL (0xA086) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLR (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) BSDWKC (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) SPICR (0xA1) SPI Configuration Register R/W (0x00) SPICR (0xA1) SPI Configuration Register R/W (0x00)	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 75 75 75 75 77 77 75 75 75 75 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 75 75 75 77 77 77 77 75 75 75 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA091) LIN Time Register R/W (0x00) LINCNTRH (0xA092) LIN Time Register Low R/W (0xFF) LINSBRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA095) LIN Interrupt Enable Register R/W (0x00) LINITCON (0xA080) LIN Timeout Configuration Register R/W (0x00) XDTOL (0xA081) LIN TXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOL (0xA083) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOL (0xA084) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA085) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA085) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDACT (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x00) SPICR (0xA087) Bus Stuck Dominant Timeout HIGH Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Timeout HIGH Registers R/W (0x00) SPICR (0xA087) Bus Stuck Dominant Clear Width Registers R/W (0x	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 76 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 77 77 75 75 75 77 77 77 77 77 77 77 77 77 77 77 77 77 77 77 77 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register RW (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register RW (0x00) SUF5 (0xA6) UART2 Data Buffer Register RW (0x00) LINCTRL (0xA091) LIN Status/Control Register RW (0x00) LINCTRL (0xA091) LIN Time Register Low RW (0xFF) LINSBRH (0xA092) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LININTEN (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Falg Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Falg Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Falg Register R/W (0x00) LINTCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA082) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA083) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA085) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLRH (0xA088) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLRH (0xA087) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLR (0xA1) SPI Configuration Register R/W (0x00) SPIMR (0xA2) SPI Mode Control Register R/W (0x00) SPICR (0xA1	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 76 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 77
	SFIF02 (0xA5) UART2 FIF0 Status/Control Register R/W (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00) SIVF2 (0xA6) UART2 Data Buffer Register R/W (0x00) LINCTRL (0xA090) LIN Status/Control Register R/W (0x00) LINCTRL (0xA091) LIN Time Register High R/W (0xFF) LINCTRL (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRH (0xA093) EUART/LIN Baud Rate Register Low byte R/W (0x00) LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININT (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) LININTEN (0xA095) LIN Interrupt Flag Register R/W (0x00) XDTOL (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) XDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA083) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA086) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA086) Bus Stuck Dominant Clear Width High Registers R/W (0x00) BSDCLRH (0xA086) Bus Stuck Dominant Taiter Width Registers R/W (0x00) BSDWCK (0xA087) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDWCK (0xA087) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDWCK (0xA087) Bus Stuck Dominant Taiter Width Registers R/W (0x00) BSDWCK (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) SPICR (0xA1) SPI Configuration Register R/W (0x00) SPIDATA (0xA4) SPI Data Register R/W (0x00) SPIDATA (0xA4) SPI Data Register R/W (0x00) SPIDATA (0xA4) SPI Data Register R/W (0x00) CCFG3 (0xA055) TC Configuration Register 1 R/W (0x00) CCFG3 (0xA054) TC Configuration Register 2 R/W (0x00) CCFG3 (0xA055) TC Configuration Register 3 R/W (0x00) CCFG3 (0xA055) TC Configuration Register 3 R/W (0x00) CCFR3 (0xA055) TC Configuration Register 3 R/W (0x00) CCFR3 (0xA055) TC Cenfiguration Register 3 R/W (0x00) CCFR3 (0xA055) TC Cenfiguration	68 69 70 71 72 72 72 73 73 73 75 75 75 75 75 75 75 75 75 75 76 77 77 77 77 77 75 75 75 77 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 77 77 77 77 77 77 77 75 75 75 77
	SFIFO2 (0xA5) UART2 FIFO Status/Control Register RW (0x00) SINT2 (0xA7) UART2 Interrupt Status/Enable Register RW (0x00) SUF5 (0xA6) UART2 Data Buffer Register RW (0x00) LINCTRL (0xA091) LIN Status/Control Register RW (0x00) LINCTRL (0xA091) LIN Time Register Low RW (0xFF) LINSBRH (0xA092) EUART/LIN Baud Rate Register High byte R/W (0x00) LINSBRL (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00) LININTEN (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00) LININTEN (0xA095) LIN Interrupt Falg Register R/W (0x00) LININTEN (0xA095) LIN Interrupt Falg Register R/W (0x00) LININTEN (0xA096) LIN Interrupt Falg Register R/W (0x00) LINTCON (0xA080) LIN Timeout Configuration Register R/W (0x00) TXDTOL (0xA081) LIN TXD Dominant Timeout LOW Registers R/W (0x00) RXDTOL (0xA082) LIN RXD Dominant Timeout LOW Registers R/W (0x00) RXDTOH (0xA082) LIN RXD Dominant Timeout HIGH Registers R/W (0x00) RXDTOH (0xA083) Bus Stuck Dominant Clear Width Low Registers R/W (0x00) BSDCLRH (0xA085) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDACT (0xA087) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCLRH (0xA088) Bus Stuck Dominant Active Width Registers R/W (0x00) BSDCRK (0xA087) Bus Stuck Dominant Fault Wakeup Configuration Register R/W (0x00) SPIGR (0xA1) SPI Configuration Register R/W (0x00) <td>68 69 70 71 72 72 72 73 73 73 73 75 75 75 75 75 75 75 75 75 76 77 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 77 75 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 77 77 75 75 75 77 77 77 77 77 75 75 77</td>	68 69 70 71 72 72 72 73 73 73 73 75 75 75 75 75 75 75 75 75 76 77 77 77 77 77 77 75 75 75 77 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 75 75 75 75 77 77 77 77 75 75 75 75 77 77 77 77 75 75 75 77 77 77 77 75 75 75 77 77 77 77 77 77 75 75 75 77 77 77 77 77 75 75 77



	TCCPTRL (0xA060) TC Capture Register R Low RO (0x00)	
	TCCPTRH (0xA061) TC Capture Register R High RO (0x00)	
	TCCPTFL (0xA062) TC Capture Register F Low RO (0x00)	
	TCCPTFH (0xA063) TC Capture Register F High RO (0x00)	.84
	QECFG1 (0xA070) TCC Configuration Register 1 R/W (0x00)	
	QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00)	
	QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00) QECNTL (0xA074) QE Counter Low R/W (0x00)	
	QECNTH (0xA075) QE Counter High R/W (0x00)	
	QEMAXL (0xA076) QE Maximum Counter Low R/W (0x00)	
	QEMAXH (0xA077) QE Maximum Counter High R/W (0x00)	
	()	
16.	PWM Controller	
	PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00)	87
	PWMCFG2 (0xA081) PWM Interrupt Enable and Flag R1egister R/W (0x08)	
	PWMCFG3 (0xA082) PWM Configuration 3 Register R/W (0x00)	
	PWM0DTYL (0xA084) PWM0 Duty Register L R/W (0x00)	
	PWM0DTYH (0xA085) PWM0 Duty Register H R/W (0x00)	
	PWM1DTYL (0xA086) PWM1 Duty Register L R/W (0x00)	88
	PWM1DTYH (0xA087) PWM1 Duty Register H R/W (0x00) PWM2DTYL (0xA088) PWM2 Duty Register L R/W (0x00)	
	PWM2DTYE (0xA088) PWM2 Duty Register L R/W (0x00) PWM2DTYH (0xA089) PWM2 Duty Register H R/W (0x00)	
	PWM3DTYL (0xA08A) PWM3 Duty Register L R/W (0x00)	
	PWM3DTYH (0xA08B) PWM3 Duty Register H R/W (0x00)	
	PWM4DTYL (0xA08C) PWM3 Duty Register L R/W (0x00)	
	PWM4DTYH (0xA08D) PWM3 Duty Register H R/W (0x00)	
	PWM5DTYL (0xA08E) PWM5 Duty Register LR/W (0x00)	89
	PWM5DTYH (0xA08F) PWM5 Duty Register H R/W (0x00)	89
17.	PWM8 Controller	
	PWM8CF (0xA04C) PWM8 Configuration Register R/W (0x00)	
	PWM8CS (0xA04D) PWM8 Clock Scaling Setting Register R/W (0x00)	
	PWM8INT (0xA04E) PWM8 SYNC and Interrupt Flag Register R/W (0x00)	
	PWM8TRG (0xA04F) PWM Trigger Register R/W (0x00) PWMDTY0 (0xA0A0) PWM Channel 0 Duty Register R/W (0x00)	
	PWMDTY1 (0xA0A0) PWM Channel 1 Duty Register R/W (0x00)	
	PWMDTY2 (0xA0A2) PWM Channel 2 Duty Register R/W (0x00)	
	PWMDTY3 (0xA0A3) PWM Channel 3 Duty Register R/W (0x00)	
	PWMDTY4 (0xA0A4) PWM Channel 4 Duty Register R/W (0x00)	
	PWMDTY5 (0xA0A5) PWM Channel 5 Duty Register R/W (0x00)	
	PWMDTY6 (0xA06) PWM Channel 6 Duty Register R/W (0x00)	
	PWMDTY7 (0xA0A7) PWM Channel 7 Duty Register R/W (0x00)	
	PWMDTY8 (0xA0A8) PWM Channel 8 Duty Register R/W (0x00)	91
	PWMDTY9 (0xA0A9) PWM Channel 9 Duty Register R/W (0x00)	91
	PWMDTY10 (0xA0AA) PWM Channel 10 Duty Register R/W (0x00)	.91
	PWMDTY11 (0xA0AB) PWM Channel 11 Duty Register R/W (0x00) PWMDTY12 (0xA0AC) PWM Channel 12 Duty Register R/W (0x00)	
	PWMDTY12 (0xA0AC) PWM Channel 12 Duty Register R/W (0x00)	
	PWMDTY14 (0xA0AE) PWM Channel 14 Duty Register R/W (0x00)	
	PWMDTY15 (0xA0AF) PWM Channel 15 Duty Register R/W (0x00)	
18.	Buzzer and Melody Controller	93
	NTAFRQL (0xA040) Note A Frequency Register R/W (0x00)	93
	NTAFRQH (0xA041) Note A Frequency Register R/W (0x00)	93
	NTADUR (0xA042) Note A Duration Register R/W (0x00)	93
	NTAPAU (0xA043) Note A Pause Register R/W (0x00)	
	NTBFRQL (0xA044) Note B Frequency Register R/W (0x00)	
	NTBFRQH (0xA045) Note B Frequency Register R/W (0x00)	
	NTBDUR (0xA046) Note B Duration Register R/W (0x00)	
	NTBPAU (0xA047) Note B Pause Register R/W (0x00) NTPOW (0xA049) Note Power On Window Register R/W (0x00)	
	NTPOW (0xA049) Note Power On Window Register R/W (0x00)	
	BZCFG (0xA048) Buzzer Configure Register R/W (0x00)	94
		57
19.	Core Regulator and Low Voltage Detection	96
	REGTRM (0xA000) Regulator Trim Register R/W (0x80) TB protected	96
	LVDCFG (0xA010) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected except bit 0 LVTIF	96
	LVDTHD (0xA011) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected	97
	LVDHYS (0xA012) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected	97
20	IOSC and SOSC	98
<u>~</u> .		50

LUMISSIL

	IOSCITRM (0xA001) IOSC Coarse Trim Register R/W (0x01) TB Protected	
	IOSCVTRM (0xA002) IOSC Fine Trim Register R/W (0x80) TB Protected	
	SOSCTRM (0xA007) SOSC Trim Register R/W (0x08) TB Protected	
	CLKOUT (0xA006) Clock Out Control Register R/W (0x00)	
04		400
21.	12-Bit SAR ADC (ADC)	
	ADCCFG (0xA9) ADC Configuration Register R/W (0x00)	
	ADCCTLA (0xCE) ADC Control Register A R/W (0x00)	
	ADCCTLB (0xB9) ADC Control Register B R/W (0x00)	
	ADCL (0xBA) ADC Result Register Low Byte RO (0xXX)	
	ADCH (0xBB) ADC Result Register High Byte RO (0xXX)	102
22.	Analog Comparators (ACMP) and 8-bit DAC	103
	CMPCFGAB (0xA038) Analog Comparator A/B Configuration Register R/W (0x00)	
	CMPCFGCD (0xA039) Analog Comparator C/D Configuration Register R/W (0x00)	
	CMPVTH0 (0xA03A) Ánalog Čomparator Threshold Čontrol Register R/W (0x00)	
	CMPVTH1 (0xA03B) Analog Comparator Threshold Control Register R/W (0x00)	
	CMPST (0xA03D) Analog Comparator Status Register R/W (0x00)	
	DACCFG (0xA03C) Analog Comparator Status Register R/W (0x00)	
23.	Touch Key Control III	
	TK3CFGA (0xA018) TK3 Configuration Register A R/W (0x00)	107
	TK3CFGB (0xA019) TK3 Configuration Register B R/W (0x00)	107
	TK3CFGC (0xA01A) TK3 Configuration Registers C R/W (0x00)	108
	TK3CFGD (0xA01B) TK3 Configuration Registers D R/W (0x00)	
	TK3CFGE (0xA00C) TK3 Configuration Register E R/W (0x00)	109
	TK3HDTYL (0xA01C) TK3 High Duty Count Register L RO (0x00)	110
	TK3HDTYH (0xA01D) TK3 High Duty Count Register H RO (0x00)	110
	TK3LDTYL (0xA01E) TK3 Low Duty Count Register L RO (0x00)	
	TK3LDTYH (0xA01F) TK3 Low Duty Count Register H RO (0x00)	110
	TK3BASEL (0xA028) TK3 Baseline Register L R/W (0x00)	
	TK3BASEH (0xA029) TK3 Baseline Register H R/W (0x00)	
	TK3THDL (0xA02A) TK3 Threshold Register L R/W (0x00)	
	TK3THDH (0xA02B) TK3 Threshold Register H R/W (0x00)	
	TK3PU (0xA02C) TK3 DC Pull-Up Control Register R/W (0x00)	
~	Active Proximity Sensor	440
24.		
	APSCFGA (0xA008) Active Proximity Sensor Configuration Register A R/W (0x00)	
	APSCFGB (0xA009) Active Proximity Sensor Configuration Register B R/W (0x78)	
	APSCFGC (0xA00A) Active Proximity Sensor Configuration Register C R/W (0x27)	
	APSCFGD (0xA00B) Active Proximity Sensor Configuration Register D R/W (0x07)	114
25.	GPIO Multi-Function Select and Pin Interrupt	115
	IOCFGO (0xA100 – 0xA10F) IO Buffer Output Configuration Registers R/W (0x00)	
	IOCFGI (0xA110 – 0xA11F) IO Buffer Input Configuration Registers R/W (0x00)	
	MFCFG (0xA120 – 0x A12F) Port Multi-Function Configuration Registers R/W (0x00)	



I. <u>PIN Description</u>					
PIN#	Name	Description			
10 P04		General purpose IO pin 0.4			
11 P03		General purpose IO pin 0.3			
12	P02	General purpose IO pin 0.2			
13 P01 General purpose IO pin 0.1		General purpose IO pin 0.1			
14	P00	General purpose IO pin 0.0			
23	P12/P13/P14	General purpose IO pin 1.2, 1.3 or 1.4			
22	P15	General purpose IO pin 1.5			
21	P16	General purpose IO pin 1.6			
20	P17	General purpose IO pin 1.7. Also serves as CREF for touch key controller			
1~5, 26~34, 37~40OUT1~OUT18LED driver output LED current sink channels 1~18 LED driver's push-pull outputs for driving LEDs Output current capability and number of outputs: 60mA x 18 outputs, tolerance voltage 40V15, 19VSSGND pin for MCU6, 25, 35, 36VSSOGND pin for LED driver control logic		LED driver's push-pull outputs for driving LEDs Output current capability and number of outputs:			
		GND pin for MCU			
		GND pin for LED driver control logic			
7	REXT	Input pin. It is connected to an external resistor to set the LED driver's global output current			
8	SDB	Shutdown LED driver when pulled low			
Interrupt output pin of LED driver. LED Open Detect Enable register 0x14 cafunction of the INTB pin and active low when the interrupt event happens. Thinternally connected to MCU GPIO P11, so INTB status can be read through		Interrupt output pin of LED driver. LED Open Detect Enable register 0x14 can set the function of the INTB pin and active low when the interrupt event happens. This pin is internally connected to MCU GPIO P11, so INTB status can be read through MCU P11. INTB pin will be floating if the interrupt function is not used and can be applied as a GPIO pin			
9 VDD Power supply of LED driver: 2.7V ~ 5.5V		Power supply of LED driver: 2.7V ~ 5.5V			
17	VDD	Power supply of MCU: 2.7V ~ 5.5V			
16	VDDC	1.5V internal regulator output; 0.1uF/1uF capacitors connected to VSS are required			
18	RSTN	Reset with on-chip pull-up resistor			
	Thermal Pad	Need to connect to GND pin			

Table 1-1 PIN Description



2. PIN Description and Multi-function Table

Name	Туре	ANIO1	ANIO2	Pin Description
P00	IO/A	KEY	ADCHA	Port 0.0 I/O with multi-function. This pin also defaults to I2CS SDA for ISP
P01	IO/A	KEY	ADCHB	Port 0.1 I/O with multi-function. This pin also defaults to I2CS SCL for ISP
P02	IO/A	KEY	DAC	Port 0.2 I/O with multi-function.
P03	IO/A	KEY	CMPA	Port 0.3 I/O with multi-function.
P04	IO/A	KEY	CMPB	Port 0.4 I/O with multi-function.
P12	IO/A	KEY	SHIELD	Port 1.2 I/O with multi-function. P12/P13/P14 are connected to PIN 23 of IS31CS8979.
P13	IO/A	KEY	CMPTH	Port 1.3 I/O with multi-function.
P14	IO/A	KEY	CMPD	Port 1.4 I/O with multi-function.
P15	IO/A	KEY	CMPC	Port 1.5 I/O with multi-function.
P16	IO/A	KEY	CMPB	Port 1.6 I/O with multi-function.
P17	IO/A	CREF	CMPA	Port 1.7 I/O with multi-function. Also serves as CREF for touch key controller
P10	IO/A	KEY	ADCHA	Port 1.0 I/O with multi-function. Internal pin which is connected with LED driver I ² C SCL pin.
P11	IO/A	KEY	ADCHB	Port 1.1 I/O with multi-function. Internal pin which is connected with LED driver INTB pin
P20	IO/A	KEY	SHIELD	Port 2.0 I/O with multi-function. Internal pin which is connected with LED driver I ² C SDA pin.
P23	IO/A	KEY	CMPA	Port 2.3 I/O with multi-function. Internal pin which is connected with LED driver ADDR2 pin
P24	IO/A	KEY	СМРВ	Port 2.4 I/O with multi-function. Internal pin which is connected with LED driver ADDR1 pin

Table 2-1 Pin Description

Each GPIO pin can use MFCFG register to select pin functions. The function table is shown as the following table.

MFCFG[5-0]	Function Name	Function Description
00000	LOW	This forces the output to logic low state. Actual output depends on OPOL setting in IOCFG register.
000001	GPIO	8051 GPIO port
000010	SCK	SPI SCK input or output depends on SPI MS setting.
000011	SDI	SPI SDI input corresponds to MI or SI depending on SPI MS setting.
000100	SDO	SPI SDO output corresponds to MO or SO depending on SPI MS setting.
000101	SSN	SPI SSN input or output depends on SPI MS setting.
000110	SSCL	I ² C Slave SCL I/O
000111	SSDA	I ² C Slave SDA I/O
001000	MSCL	I ² C Master SCL I/O
001001	MSDA	I ² C Master SDA I/O
001010	TX1	EUART1 TX output
001011	RX1	EUART1 RX input
001100	TX2	EUART2/LIN TX output
001101	RX2	EUART2/LIN RX input
001110	BZ	Buzzer/Melody output



	N	
MFCFG[5-0]	Function Name	Function Description
001111	XCLK	External system clock input
010000	Т0	Timer 0 input
010001	T1	Timer 1 input
010010	T2	Timer 2 input
010011	IDX	Quadrature Encoder IDX (Index) input
010100	PHA	Quadrature Encoder PHA (Phase A) input
010101	PHB	Quadrature Encoder PHA (Phase B) input
010110	XCAPT	TCC (Timer Compare/Capture) Capture Input
010111	TC	TCC (Timer Compare/Capture) Terminal Count output
011000	CC	TCC (Timer Compare/Capture) Compare Count output
011001	PWM0	PWM Channel 0 output
011010	PWM1	PWM Channel 1 output
011011	PWM2	PWM Channel 2 output
011100	PWM3	PWM Channel 3 output
011101	PWM4	PWM Channel 4 output
011110	PWM5	PWM Channel 5 output
011111	HIGH	This forces the output to logic high state. Actual output depends on OPOL setting in IOCFG register
100000	PSTX	Proximity Sensor TX output
100001	CLKO	Clock Output
100010	PWM8-L	PWM8 left output
100011	PWM8-R	PWM8 right output

Table 2-2 Multifunction Configuration


**** MFCFG[5-0] default is 000000 after reset, thus default state is output logic low.

Note:

- 1. There are 9 channels of PWM. The even channel is left-aligned and the odd channel is right-aligned. And the two of continuous even and odd channels are grouped to map to two GPIO as follows. Each can be selected to be even or odd aligned by PWML and PWMR.
- 2. GPIO00 and GPIO01 are mapped to PWM0 and PWM1.
- 3. GPIO02 and GPIO03 are mapped to PWM2 and PWM3.
- 4. GPIO04 is mapped to PWM4.
- 5. GPIO14 and GPIO15 are mapped to PWM12 and PWM13.
- 6. GPIO16 and GPIO17 are mapped to PWM14 and PWM15.



3. **Typical Application Diagram and Circuit**








Figure 3-2 IS31CS8979 typical application circuit

Note:

- 1. VDD should be from 3V to 5V.
- 2. These resistors are for offloading the thermal dissipation (I2R) away from the IS31CS8979.
- 3. The maximum global output current is set by external resistor, RISET. Please refer to the application information in RISET section.
- 4. SDB pin can be connected to another MCU GPIO pin or IS31CS8979 GPIO pin like P04 to control the LED driver of IS31CS8979. If the LED driver doesn't need shutdown, SDB pin should be connected to VDD.
- 5. The IC and LED string should be placed far away from any local antenna in order to prevent EMI contamination.

4. LED Driver

4.1 I²C Application

4.1.1 I²C Interface

The IS31CS8979 uses an internal serial bus, which conforms to the I²C protocol, to control the chip's LED driver with two wires: SCL and SDA. For I²C access implementation, please refer to "BLOCK DIAGRAM". Internal GPIO ports of the MCU inside IS31CS8979 can be configured as an I²C master to communicate with the LED drivers inside or external devices. The software can switch between different GPIO ports to access different I²C addresses. The IS31CS8979 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to "0" for a write command and set A0 to "1" for a read command. The value of bits A1 and A2 are decided by the connection of the ADDR1/2 pins. The complete slave address is:

No.	ADDR2	ADDR1	A7:A5	A4:A3	A2:A1	A0
#1	GND	GND		00	00	
#2	GND	SCL		00	01	
#3	GND	SDA		00	10	
#4	GND	VCC		00	11	
#5	SCL	GND		01	00	
#6	SCL	SCL		01	01	
#7	SCL	SDA	100	01	10	
#8	SCL	VCC		01	11	0/4
#9	SDA	GND		10	00	0/1
#10	SDA	SCL		10	01	
#11	SDA	SDA		10	10	
#12	SDA	VCC		10	11	
#13	VCC	GND		11	00	
#14	VCC	SCL		11	01	
#15	VCC	SDA		11	10]
#16	VCC	VCC		11	11	

Table 4-1 Slave Address

ADDR1/2 connected to GND, (A2:A1)/(A4:A3)=00;

ADDR1/2 connected to VCC, (A2:A1)/(A4:A3)=11;

ADDR1/2 connected to SCL, (A2:A1)/(A4:A3)=01;

ADDR1/2 connected to SDA, (A2:A1)/(A4:A3)=10;

Note 1: If there is only one IS31CS8979 on I²C bus, above address #1 to address #16 can be used.

Note 2: If there are 2 to 12 IS31CS8979 devices on I^2C bus, it is recommended to use addresses #2, #4 to #8, #10, and #12 to #16 (Do not use addresses #1, #3, #9 and #11).

Note 3: If there are 13 to 15 IS31CS8979 devices on I^2C bus, it is recommended to use addresses #2 to #16 (do not use address #1).

IS31CS8979 cannot support 16 slave addresses on a single I²C bus. Please contact Lumissil if you have further questions.

The SCL line is uni-directional. The SDA line is bi-directional (open-drain) with a pull-up resistor (typically $2k\Omega$). The maximum clock frequency specified by the I²C standard is 1MHz (Fast-mode plus). In this discussion, the master is the host controller and the slave is the IS31CS8979.

The timing diagram for the l^2C is shown in Figure 4-1. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.



The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, the most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31CS8979's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31CS8979 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following the acknowledge of IS31CS8979, the register address byte is sent, the most significant bit first. IS31CS8979 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, the most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31CS8979 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

4.1.2 Address Auto Increment

To write multiple bytes of data into IS31CS8979, load the address of the data register that the first data byte is intended for. During the IS31CS8979 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31CS8979 will be placed in the new address, and so on. The auto-increment of the address will continue as long as data continues to be written to IS31CS8979 (Figure 4-4 Writing to IS31CS8979 (Automatic Address Increment)).


4.1.3 Read Operation

All of the registers can be read (Table 4-2 LED Register Function).

To read the register, after I²C start condition, the bus master must send the IS31CS8979 device address

with the R/W bit set to "0", followed by the register address which determines which register is accessed. Then

restart I²C, the bus master should send the IS31CS8979 device address with the R/W bit set to "1". Data from the register defined by the command byte is then sent from the IS31CS8979 to the master (Figure 4-5 Reading from IS31CS8979).



Lumissil Microsystems – <u>www.lumissil.com</u> Revision: B 05/21/2024




Figure 4-5 Reading from IS31CS8979

Address	Name	Function	Table	Default	R/W
0x00	Configuration Register	Power control register	3	0000 0000	R/W
0x01	Global Current Control Register	Control Global DC current	4	0011 1111	R/W
0x02~0x13	Scaling Register	Control each channel's DC current	5	1111 1111	R/W
0x14	Open Detect Enable Register	Open detect enable	6	0000 0011	R/W
0x15~0x17	LED Open Status Register (Read Only)	Open information	7	0000 0000	R
0x18	Temperature Sensor Register	Temperature information	8	0000 0000	R/W
0x19	Spread Spectrum Register	Spread spectrum control register	9	0000 0000	R/W
0x1A~0x1C	DC PWM Register	Disable PWM function	10	0000 0000	R/W
0x1D~0x1E	Phase Delay and Clock Phase Register	Phase Phase Delay and Clock Phase		0000 0000	R/W
0x1F~0x30	PWM Register Channel [18:1] PWM register		12	0000 0000	R/W
0x31~0x33	0x33 Blinking Enable Register Enable Blinking state for each LED		13	0000 0000	R/W
0x34	Blinking Frequency Register	Blinking frequency setting	14	0000 0000	R/W
0x35	Blinking Duty Cycle Register	Blinking duty cycle setting	15	0000 0000	R/W
0x36	Scaling Update Register	Update the scaling registers	-	0000 0000	R/W
0x37	Update Register	Update the PWM and blinking registers	-	0000 0000	W
0x3F	Reset Register	Reset all registers	-	0000 0000	R/W

stor Dofinition

Table 4-2 LED Register Function

0x00 Configuration Register

	D7	D6	D5	D4	D3	D2:D1	D0
Name	-	LGC	СМ	PFS	-	SYNC	SSD
Default	0	0	0	0	0	00	0



The Configuration Register sets high/low logic, current multiplier, PWM frequency, synchronization mode, and software shutdown mode for the IS31CS8979.

When D0 SSD bit is "0", the IS31CS8979 is in software shutdown mode. For normal operation, the SSD bit should be set to "1".

D2:D1 SYNC bits configure the device into Master or Slave mode. The CLKIO pin has an internal weak pulldown resistor. When the SYNC bits are "10", the CLKIO pin is configured as the master and will output a clock signal for distribution to the slave-configured devices. To be configured as a slave device and accept an external clock input, the slave device's SYNC bits must be set to "11". The CLKIO clock is only used for synchronizing the blink function, and CLKIO frequency is the same as the blinking setting from 24Hz to 10.66s. There should only be one master and all other CLKIO connected devices should first be configured in slave mode before the master is configured as master mode.

The D4 PFS bit sets the operating PWM frequency, and the default PWM frequency is 25kHz with PFS set to "0". When PFS is set to "1", the PWM frequency will be changed to 200Hz.

D5 CM bit is a current multiplier of all output's current. When CM bit is set to "0", IOUT(MAX) follows the equation below or refer to RISET section in Application Information.

$$I_{OUT(MAX)} = x \cdot \frac{V_{ISET}}{R_{ISET}}$$

$$x = 408, VISET = 1V$$
(1)

When CM bit is set to "1", the output current will become 1/8 of the above setting, which is:

$$I_{OUT(MAX)} = \frac{x}{8} \cdot \frac{V_{ISET}}{R_{ISET}}$$

$$x = 408, VISET = 1V$$
(2)

For applications of IOUT(MAX)=6mA~60mA, CM bit should be set to "0".

For applications of IOUT(MAX)=0~7.5mA, recommend setting CM bit to "1" to ensure good Δ IMAT and Δ IOUT.

When D6 LGC bit is set to "1", the high/low logic will be changed to 2.4V/0.6V.

SSD	Software Shutdown Control				
	0 Software shutdown				
	1 Normal operation				
SYNC	Master or slave				
	00/11 No function, CLKIO pull-low				
	10 Master and CLKIO have square wave output, and CLKIO frequency is the				
	same as the blinking frequency				
	11 Slave and CLKIO is clock input				
PFS	PWM frequency setting				
	0 25kHz				
	1 200Hz				
СМ	Current multiplier				
	0 For application of IOUT(MAX)=6~60mA				
	1 For application of IOUT(MAX)=0~7.5mA				
LGC	H/L logic				
	0 1.4V/0.4V				
	1 2.4V/0.6V				

0x01 Global Current Control Register

Bit	D7:D6	D5:D0
Name	-	GCC
Default	00	11 1111

GCC and scaling register SL control the IOUT as shown in equation (3).

$$I_{OUT} = I_{OUT(MAX)} \times \frac{GCC}{32} \times \frac{SL}{256}$$

If GCC ≤ 31('01 1111').

(3)

IS31CS8979
$$GCC = \sum_{n=0}^{5} D[n] \cdot 2^{n}$$

(4)

If GCC ≥ 32('10 0000'), GCC=32.

IOUT(MAX) is the maximum output current decided by RISET. (Check RISET section for more information.)

The IOUT of each channel is set by the SL bits of LED Scaling Register (0x02~0x13). Please refer to the detailed information in 0x02~0x13 Scaling Register.

If GCC=0x05, SL=0xFF, GCC \leq 31 so GCC=5,

$$I_{OUT} = I_{OUT(MAX)} \times \frac{5}{32} \times \frac{255}{256}$$
(5)
If GCC=0x2F, SL=0xFF, GCC \ge 32 so GCC=32,
 $I_{OUT} = I_{OUT(MAX)} \times \frac{255}{256}$
(6)

0x02~0x13 Scaling Register

Bit	D7:D0
Name	SL[7:0]
Default	1111 1111

Each output has 8 bits to modulate DC current in 256 steps.

The value of the SL Registers scales the IOUT current of each output channel.

lout is computed by equation (7):

$$I_{OUT} = I_{OUT(MAX)} \times \frac{GCC}{32} \times \frac{SL}{256}$$
(7)

 $I_{OUT(MAX)}$ is the maximum output current set by R_{ISET}. GCC bits D5~D0 are the global current setting bits. SL D7~D0=0x00 is the default value, resulting in no LED current. For LEDs to be functional, please program these bits to a value from 0x01 to 0xFF.

Scaling Registers 0x02~0x13 must be updated by writing to the Scaling Update Register 0x36. For DC mode (PWM disabled), each register will be updated immediately when it is written. For PWM mode, each register will be updated at the PWM falling edge, except the first PWM cycle.

0x14 Open Detect Enable Register

Bit	D7:D2	D1	D0
Name	-	ODF	ODE
Default	00000	1	1

ODE enables Open LED detection and stores this open information in LED Open status registers 0x15~0x17. The open information will continue updating until detection is disabled by writing "0" to ODE. Writing a '1' to ODF bit enables reporting of the open information on the INTB pin. When ODF is "1", any detected open LED condition on OUT1~OUT18 will cause the INTB pin to go logic low.

ODE	Open Detect Enable
	0 Detect disable
	1 Detect enable
ODF	Open Detect Flag
	0 Report disable
	1 Report enable

0x15 LED Open Status Register 1

Bit	D7	D6:D4	D3	D2:D0
Name	-	OP[6:4]	-	OP[3:1]
Default	0	000	0	000



0x16 LED Open Status Register 2

Bit	D7	D6:D4	D3	D2:D0
Name	-	OP[12:10]	-	OP[9:7]
Default	0	000	0	000

0x17 LED Open Status Register 3

Bit	D7	D6:D4	D3	D2:D0
Name	-	OP[18:16]	-	OP[15:13]
Default	0	000	0	000

Open status registers 0x15~0x17 are updated if there is an open LED condition and if the bit ODE of register 0x14 was set to "1". Register 0x15~0x17 will be cleared upon reading the register.

OPx	Open Information of OUT18:OUT1
0	No LED open detected
1	LED open detected

0x18 Temperature Status Register

Bit	D7	D6	D5	D4	D3:D2	D1:D0
Name	TSDDE	TRDE	TSDF	TF	TROF	TS
Default	0	0	0	0	00	00

This register stores the temperature point of the IC. When TF=1, the IC die temperature has exceeded the temperature point. When thermal shutdown happens, the TSDF will set to "1" to flag the thermal shutdown has occurred.

Write register 0x18 with 0xC0 to enable readback if the die temperature has or has not exceeded the set point.

TS	Temperature Point, Thermal roll-off start point
	00 140°C
	01 20°C
	10 100°C
	11 90℃
TROF	Percentage of output current before thermal shutdown happens
	00 100%
	01 75%
	10 55%
	11 30%
TF	Temperature Flag
	0 Not reach the set point
	1 Reach the set point
TSDF	Thermal Shutdown Flag
	0 No thermal shutdown happened
	1 Thermal shutdown happened
TRDE	Thermal roll off Detect Enable
	0 Disable the thermal roll off detect, and thermal roll off information will not be stored in TF
	1 Enable the thermal roll off detect, and thermal roll off information will be stored in TF
TSDDE	Thermal Shutdown Detect Enable
	0 Disable thermal shutdown detect, and thermal shutdown information will not be stored in TSDF
	1 Enable thermal shutdown detect, and thermal shutdown information will be stored in TSDF



0x19 Spread Spectrum Register

Bit	D7:D5	D4	D3:D2	D1:D0
Name	-	SSP	RNG	CLT
Default	000	0	00	00

This register enables the spread spectrum function, and adjusts the cycle time and range.

SSP	Spread 0 Disab 1 Enabl	
CLT	Spread	Spectrum Cycle Time
	00	1980µs
	01	1200µs
	10	820µs
	11	660µs
RNG	Spread	Spectrum Range
	00	±5%
	01	±15%
	10	±24%
	11	±34%

0x1A DC PWM Register (PWM=256/256)

Bit	D7	D6:D4	D3	D2:D0
Name	-	DP[6:4]	-	DP[3:1]
Default	0	000	0	000

0x1B DC PWM Register (PWM=256/256)

Bit	D7	D6:D4	D3	D2:D0
Name	-	DP[12:10]	-	DP[9:7]
Default	0	000	0	000

0x1C DC PWM Register (PWM=256/256)

Bit	D7	D6:D4	D3	D2:D0
Name	-	DP[18:16]	-	DP[15:13]
Default	0	000	0	000

When DPx bit is set to 1, the associated OUTx PWM will become 256/256. The OUTx current is a DC value, not PWM controlled.

DPx

DC PWM command of OUT18~OUT1 0 PWM decided by Registers 0x1F-0x30 1 no PWM, DC output

0x1D Phase Delay and Clock Phase Register

Bit	D7	D6:D4	D3:D1	D0
Name	-	PS[3:1]	-	PDE
Default	0	000	000	0

0x1E Phase Delay and Clock Phase Register

Bit	D7	D6:D4	D3	D2:D0
Name	-	PS[9:7]	-	PS[6:4]
Default	0	000	0	000

IS31CS8979 features a 9 phase delay function enabled by PDE bit.

PDE Phase Delay Enable 0 Phase delay disable



PSx

Phase delay enable
 Phase select
 OUTx x2 Phase delay 0 degree. PS1 is for OUT1 &OUT2, PS2 is for OUT3 & OUT4
 OUTx x2 Phase delay 180 degree. PS1 is for OUT1 &OUT2, PS2 is for OUT3 & OUT4

0x1F-0x30 PWM Register

Bit	D7:D0
Name	PWM
Default	0000 0000

Each OUTx has 1 byte to modulate the PWM duty cycle in 256 steps.

The value of the PWM Registers decides the average current of each OUTx LED, i.e., ILED.

ILED is computed by equation (8):

$$I_{LED} = \frac{PWM}{256} \times I_{OUT}$$

$$PWM = \sum_{n=0}^{7} D[n] \cdot 2^{n}$$

$$I_{OUT} = I_{OUT(MAX)} \times \frac{GCC}{32} \times \frac{SL}{256}$$
(10)

Where $I_{OUT(MAX)}$ is the maximum output current decided by R_{ISET} , GCC is the global current setting(GCC), and SL is the 8-bit scaling of each output.

For example, if the data in OUT1 PWM register is "0000 0100", then the associated PWM is the fourth step (4/256).

0x31 Blinking Enable Register

Bit	D7	D6:D4	D3	D2:D0
Name	-	BP[6:4]	-	BP[3:1]
Default	0	000	0	000

0x32 Blinking Enable Register

Bit	D7	D6:D4	D3	D2:D0
Name	-	BP[12:10]	-	BP[9:7]
Default	0	000	0	000

0x33 Blinking Enable Register

Bit	D7	D6:D4	D3	D2:D0
Name	-	BP[18:16]	-	BP[15:13]
Default	0	000	0	000

The Blinking Enable Registers store the Blinking mode enable bit of each OUTx channel. The data sent to the registers will be stored in the temporary registers only, and a write operation of "0000 0000" value to the Update Register (0x37) is required to update it.

BPx	Blinking Enable Bit
0	PWM Mode
1	Blinking Mode



0x34 Blinking Frequency Register

Bit	D7:D0
Name	BLF
Default	0000 0000

The Blinking Frequency Register stores the blinking frequency of the outputs. The blinking period is controlled through 256 linear steps from 0x00 (41ms, frequency 24Hz) to 0xFF (10.66s). Blinking frequency is computed by:

Blinking frequency (Hz) = 24/(BLF[7:0] + 1)

The data sent to the Blinking Frequency Register will be stored in the temporary bits, and a write operation of "0000 0000" value to the Update Register (0x37) is required to update it.

0x35 Blinking Duty Cycle Register

Bit	D7:D0
Name	BLD
Default	0000 0000

The Blinking Duty Cycle Register stores blinking duty cycle information (ON/OFF ratio in %). The blinking duty cycle can be linearly programmed from 0% (BLD=0x00) to 99.6% (BLD=0xFF). Blinking duty cycle is computed by:

Blinking duty cycle = BLD[7:0] / 256

The data sent to the Blinking Duty Cycle Register will be stored in the temporary bits, and a write operation of "0000 0000" value to the Update Register (0x37) is required to update it.

0x36 Scaling Update Register

A Write of 0x00 to the Scaling Update Register is required to update the Scaling Registers (0x02~0x13) values.

0x37 Update Register

A Write of 0x00 to Update Register is required to update the PWM Registers and Blinking Frequency Register/ Blinking Duty Cycle Register (0x1F~0x30, 0x34~0x35) values.

0x3F Reset Register

A write of 0xAE to the Reset Register will reset all the IS31CS8979 registers to their default values. On initial power-up, the IS31CS8979 registers are reset to their default values for a blank display. A write of "1" to the SSD bit in the Configuration Register 0x00 is required to enable the IS31CS8979 since the SSD default value is "0" or software shutdown.



5. Application Information

5.1 RISET

The maximum output current $I_{OUT(MAX)}$ of OUT1~OUT18 can be adjusted by the external resistor, R_{ISET} , as described in equation (11).

$$I_{OUT(MAX)} = x \cdot \frac{V_{ISET}}{R_{ISET}}$$
(11)
x = 408, VISET = 1V.

The max IOUT result is based on the register settings as below (CM is D5 bit of Configuration Register(0x00)):

When CM= "0", GCC= 0x20, Scaling= 0xFF, PWM= 0xFF

The recommended minimum value of R_{ISET} is $6.8 k\Omega$.

When $R_{ISET}=20k\Omega$, $I_{OUT(MAX)}=20.4mA$.

When RISET= $6.8k\Omega$, I_{OUT(MAX)}=60mA.

When CM= "1", GCC= 0x20, Scaling= 0xFF, PWM= 0xFF

The output current will become 1/8 of the above setting, which is:

$$I_{OUT(MAX)} = \frac{x}{8} \cdot \frac{V_{ISET}}{R_{ISET}}$$
(12)

$$x = 408, V_{ISET} = 1V.$$

When RISET=20k Ω , IOUT(MAX)=2.55mA.

When RISET= $6.8k\Omega$, IOUT(MAX)=7.5mA.

RISET should be close to pin 7 REXT and the ground side should be connected to a nearby GND plane.

5.2 Current Setting

The maximum output current is set by the external resistor RISET. The current of each output can be adjusted with the SL 8 bits of LED Scaling Register (0x02~0x13).

Some applications may require the IOUT of each channel to be adjusted independently. For example, if OUT1 drives 1 LED and OUT2 drives 2 parallel LEDs, they should have the same average LED current of 10mA. We can set RISET=20k Ω for IOUT of 20.4mA, and configure the following registers 0x01=0x20 (GCC= 32), 0x02=0x80 (Scaling OUT1), and 0x03=0xFF (Scaling OUT2). The result is that OUT1 sinks 10mA and OUT2 sinks 20.4mA which will be shared by the two LEDs in parallel (10mA each).

Another example, for an RGB LED, OUT1 is Red, OUT2 is Green, and OUT3 is Blue. With the same GCC (0x01), SL (0x02~0x13) bits and PWM value, the LED may appear pinkish, or not so white. In this case, the SL bits can be used to adjust the current of the RGB IOUTx to create a pure white color. These Scaling Registers can also be referred to as white balance registers.

5.3 PWM Control

The 18 PWM Registers (0x1F~0x30) can modulate the average LED brightness of each 18 channels with 256 steps. For example, if the data in OUT1 PWM register is "0000 0100", then the associated PWM is the fourth step (4/256).

Continuously updating new values to the PWM registers will modulate the brightness of the LEDs to achieve a breathing effect.

5.4 PWM Frequency Select

The IS31CS8979 output channels operate with a default 8 bits PWM resolution and a PWM frequency of 200Hz or 25kHz (register selectable). Because all the OUTx channels are synchronized, the DC power supply may experience large instantaneous current surges when the OUTx channels turn ON. These current surges will generate an AC ripple on the power supply rails which will cause stress to the decoupling capacitors. When the AC ripple is applied to a monolithic ceramic capacitor chip (MLCC), it will expand and contract to cause the PCB to flex and generate an audible hum in the PWM frequency range. To avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and contract.



An additional option for avoiding audible hum is to set the IS31CS8979's output PWM frequency above/below the audible range. The Control Register (0x00) can be used to set the switching frequency to 200Hz or 25kHz, to avoid the audible range.

5.5 Open Detect Function

IS31CS8979 has an open-detect bit for each LED.

By setting the ODE bit of Open Detect Enable Register (0x14) from "0" to "1" (store open information), the LED Open Register will store the open LED information, so the MCU can read LED status from registers 0x95~0x97. The open information will continue updating until ODE is set to "0". The ODF bit can be set to "1" to enable reporting of open LED information on the INTB pin. When ODF is "0", the open LED information will not be reported on the INTB pin. When ODF is "1", any OUTx with an open-detect LED will cause the INTB pin to go logic LOW.

The Global Current Control Register (0x01) needs to set to a value in the range of 0x0F~0x3F in order to correctly detect an open LED.

5.6 Spread Spectrum Function

PWM current switching of LED outputs can be particularly troublesome when Electromagnetic Interference (EMI) is of concern. To optimize EMI performance, the IS31CS8979 spread spectrum function can be enabled. By setting the RNG bit of the Spread Spectrum Register (0x19), a Spread Spectrum range can be selected from $\pm 5\%$ / $\pm 15\%$ / $\pm 24\%$ / $\pm 34\%$. Spread spectrum can spread the total electromagnetic emitting energy into a wider frequency range that significantly lowers the peak radiated energy. With spread spectrum enabled and proper PCB layout, it is possible to pass EMI tests that were previously difficult to pass.

5.7 Shutdown Mode

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode, all registers retain their data.

5.8 Software Shutdown

By setting the SSD bit of the Control Register (0x00) to "0", the IS31CS8979 will operate in software shutdown mode. When the IS31CS8979 is in software shutdown, all current sources are switched off, so the LEDs are OFF with all registers remaining accessible. Typical current consumption of internal LED driver is $3\mu A$ (VCC=5V). The default SSD value on power-up is "0", and the SSD value needs to be set to "1" for normal operation.

5.9 Hardware Shutdown

The IS31CS8979 enters hardware shutdown when the SDB pin is pulled low. All current sources are disabled during hardware shutdown, and the typical current consumption of internal LED driver is 3µA (VCC=5V).

The IS31CS8979 exits shutdown when the SDB pin is pulled high. The rising edge of SDB pin will reset the I²C interface module, but all the register information is retained. During hardware shutdown, the registers are accessible.


If the VCC supply drops below 1.75V but remains above 0.1V while the SDB pin is pulled low, all function Registers must be re-initialized before the SDB pin is pulled high.



6. Memory Map

There is a total of 256 bytes of internal RAM in IS31CS8979, the same as standard 8052. There is a total of 1792 bytes of auxiliary RAM allocated in the 8051 extended RAM area at 0x0100 – 0x07FF. Programs can use "MOVX" instructions to access the XRAM.

There is a 64Kx16 embedded Flash memory for code storage. For CPU program access (Read-Only), the lower byte is used for actual access, and the upper byte is used for ECC check. The ECC is performed in nibble bases with each nibble in the high byte corresponding to the nibbles in the low byte. ECC in this case is capable of one-bit correction and two-bit detection for each nibble. This is significantly more robust than 8:5 ECC. ECC check of program access is through hardware and performed automatically. The embedded Flash can also be accessed through the Flash controller. The Flash controller allows both read/write access and is always in 16-bit width with no ECC. For erase operations, the page size of the Flash is 512x16. There are two 128x16 IFB blocks in the Flash. The first IFB is used for manufacturer and calibration data, and some areas as user OTP data. The 2nd IFB is open for user applications with no restriction. Also please note that there is an 8-byte code security key located at the last 8 bytes of user program space to prevent pirate access to information.







7. REGISTER MAP SFR (0x80 – 0xFF)

The SFR address map maintains maximum compatibilities to most existing 8051-like MCU. The following table shows the SFR address map. Since SFR can be accessed by direct addressing mode, registers of built-in peripherals that require fast access are mostly located in SFR. XFR is mainly used for on-chip peripheral control and configurations.

	0	1	2	3	4	5	6	7
0xF0	В	-	-	-	I2CMSA	I2CMCR	I2CMBUF	I2CMTP
0xE0	ACC	-	-	-	-	-	-	-
0xD0	PSW	-	-	-	-	-	-	-
0xC0	-	SBRK1	SCON2	I2CMTO	PMR	STATUS	MCON	TA
0xB0	P3	SCON1	SCN1X	SFIFO1	SBUF1	SINT1	SBR1L	SBR1H
0xA0	P2	SPICR	SPIMR	SPIST	SPIDATA	SFIFO2	SBUF2	SINT2
0x90	P1	EXIF	WTST	DPX	-	DPX1	-	-
0x80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON
	8	9	Α	В	С	D	E	F
0xF8	EXIP	MD0	MD1	MD2	MD3	MD4	MD5	ARCON
0xE8	EXIE	-	MXAX	-	-	-	-	-
0xD8	WDCON			10000010				1000000000
	WDOON	-	DPXR	I2CSCON2	I2CSST2	I2CSADR2	I2CSDAT2	I2CSADR2A
0xC8	T2CON	- TB	RLDL	RLDH	TL2	TH2	ADCCTLA	T34CON
0xC8 0xB8								
	T2CON	ТВ	RLDL	RLDH	TL2			
0xB8	T2CON IP	TB ADCCTLB	RLDL ADCL	RLDH	TL2 -	TH2 -	ADCCTLA	T34CON -

Table 7-1 Register Map SFR(0x80-0xFF)



8. REGISTER MAP XFR (0xA000 – 0xAFFF)

	0	1	2	3	4	5	6	7
0xA000	REGTRM	IOSCITRM	IOSCVTRM	-	-	-	CLKOUT	SOSCTRM
0xA010	LVDCFG	LVDTHD	LVDHYS	-	TSTMON	FLSHVDD	BSTCMD	RSTCMD
0xA020	FLSHDATL	FLSHDATH	FLSHADL	FLSHADH	FLSHECC	FLSHCMD	ISPCLKF	FLSHPRTC
0xA030	FLSHPRT0	FLSHPRT1	FLSHPRT2	FLSHPRT3	FLSHPRT4	FLSHPRT5	FLSHPRT6	FLSHPRT7
0xA040	NTAFRQL	NTAFRQH	NTADUR	NTAPAU	NTBFRQL	NTBFRQH	NTBDUR	NTBPAU
0xA050	TCCFG1	TCCFG2	TCCFG3	-	TCPRDL	TCPRDH	TCCMPL	TCCMPH
0xA060	TCCPTRL	TCCPTRH	TCCPTFL	TCCPTFH	-	-	-	-
0xA070	QECFG1	QECFG2	QECFG3	-	QECNTL	QECNTH	QEMAXL	QEMAXH
	8	9	Α	В	С	D	E	F
0xA008	APSCFGA	APSCFGB	APSCFGC	APSCFGD	TK3CFGE	PECCCFG	PECCADL	PECCADH
0xA018	TK3CFGA	TK3CFGB	TK3CFGC	TK3CFGD	TK3HDTYL	TK3HDTYH	TK3LDTYL	TK3LDTYH
0xA028	TK3BASEL	TK3BASEH	TK3THDL	TK3THDH	TK3PUD	DECCCFG	DECCADL	DECCADH
0xA038	CMPCFGAB	CMPCFGCD	CMPVTH0	CMPVTH1	DACCFG	CMPST	-	-
0xA048	BZCFG	NTPOW	NTTU	-	PWM8CF	PWM8CS	PWM8INT	PWM8TRG
0xA058	-	-	-	-	-	-	-	-
0xA068	T5CON	TL5	TH5	TT5	-	-	-	-
0xA078	CCCFG	-	-	-	CCDATA0	CCDATA1	CCDATA2	CCDATA3

	0	1	2	3	4	5	6	7
0xA080	PWMCFG1	PWMCFG2	PWMCFG3	-	PWM0DTYL	PWM0DTYH	PWM1DTYL	PWM1DTYH
0xA090	LINCTRL	LINCNTRH	LINCNTRL	LINSBRH	LINSBRL	LININT	LININTEN	-
0xA0A0	PWMDTY0	PWMDTY1	PWMDTY2	PWMDTY3	PWMDTY4	PWMDTY5	PWMDTY6	PWMDTY7
0xA0B0	LINTCON	TXDTOL	TXDTOH	RXDTOL	RXDTOH	BSDCLRL	BSDCLRH	BSDWKC
0xA0C0	FLSHPPT0	FLSHPPT1	FLSHPPT2	FLSHPPT3	FLSHPPT4	FLSHPPT5	FLSHPPT6	FLSHPPT7
0xA0D0	-	-	-	-	-	-	-	-
0xA0E0	BPINTF	BPINTE	BPINTC	BPCTRL	-	-	-	-
0xA0F0	PC1AL	PC1AH	PC1AT	-	PC2AL	PC2AH	PC2AT	-
	8	9	Α	в	С	D	E	F
0								
0XA088	PWM2DTYL	PWM2DTYH	PWM3DTYL	PWM3DTYH	PWM4DTYL	PWM4DTYH	PWM5DTYL	PWM5DTYH
0xA088 0xA098	PWM2DTYL DBPCIDL	PWM2DTYH DBPCIDH	PWM3DTYL DBPCIDT	PWM3DTYH DBPCNXL	PWM4DTYL DBPCNXH	PWM4DTYH DBPCNXT	PWM5DTYL STEPCTRL	PWM5DTYH SI2CDBGID
		DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	
0xA098	DBPCIDL	DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	SI2CDBGID
0xA098 0xA0A8	DBPCIDL PWMDTY8	DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	SI2CDBGID
0xA098 0xA0A8 0xA0B8	DBPCIDL PWMDTY8 BSDACT	DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	SI2CDBGID
0xA098 0xA0A8 0xA0B8 0xA0B8	DBPCIDL PWMDTY8 BSDACT FLSHPTI	DBPCIDH PWMDTY9 - -	DBPCIDT PWMDTY10 - -	DBPCNXL PWMDTY11 - -	DBPCNXH PWMDTY12 - -	DBPCNXT PWMDTY13 - -	STEPCTRL	SI2CDBGID

	0	1	2	3	4	5	6	7
0xA100	IOCFGO00	IOCFGO01	IOCFGO02	IOCFGO03	IOCFGO04	IOCFGO05	IOCFGO06	IOCFGO07



	0	1	2	3	4	5	6	7		
0xA110	IOCFGI00	IOCFGI01	IOCFGI02	IOCFGI03	IOCFGI04	IOCFGI05	IOCFGI06	IOCFGI07		
0xA120	MFCFG00	MFCFG01	MFCFG02	MFCFG03	MFCFG04	MFCFG05	MFCFG06	MFCFG07		
0xA130	IOCFGO20	IOCFGO21	IOCFGO22	IOCFGO23	IOCFGO24	IOCFGO25	IOCFGO26	IOCFGO27		
0xA140	IOCFGI20	IOCFGI21	IOCFGI22	IOCFGI23	IOCFGI24	IOCFGI25	IOCFGI26	IOCFGI27		
0xA150	MFCFG20	MFCFG21	MFCFG22	MFCFG23	MFCFG24	MFCFG25	MFCFG26	MFCFG27		
0xA160	-	-	-	-	-	-	-	-		
0xA170	-	-	-	-	-	-	-	-		
	8	9	Α	В	С	D	Е	F		
0xA108	IOCFGO10	IOCFGO11	IOCFGO12	IOCFGO13	IOCFGO14	IOCFGO15	IOCFGO16	IOCFGO17		
0xA118	IOCFGI10	IOCFGI11	IOCFGI12	IOCFGI13	IOCFGI14	IOCFGI15	IOCFGI16	IOCFGI17		
0xA128	MFCFG10	MFCFG11	MFCFG12	MFCFG13	MFCFG14	MFCFG15	MFCFG16	MFCFG17		
0xA138	IOCFGO30	IOCFGO31	IOCFGO32	IOCFGO33	-	-	-	-		
0xA148	IOCFGI30	IOCFGI31	IOCFGI32	IOCFGI33	-	-	-	-		
0xA158	MFCFG30	MFCFG31	MFCFG32	MFCFG33	-	-	-	-		
0xA168	-	-	-	-	-	-	-	-		
0xA178	-	-	-	-	-	-	-	-		

Table 8-1 REGISTER MAP XFR (0xA000 – 0xAFFF)

LUMISSIL MICROSYSTEMS

IS31CS8979

9. <u>8051 CPU</u>

9.1 CPU Register

ACC (0xE0) Accumulator R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		ACC[7-0]								
WR		ACC[7-0]								

ACC is the CPU accumulator register and is involved in the direct operations of many instructions. ACC is bitaddressable.

B (0xF0) B Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		B[7-0]							
WR				B[7	′- 0]				

B register is used in standard 8051 multiplication and division instructions and is also used as an auxiliary register for temporary storage. B is also bit-addressable.

PSW (0xD0) Program Status Word R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CY	AC	F0	RS1	RS0	OV	UD	Р
WR	CY	AC	F0	RS1	RS0	OV	UD	Р

CY	Carry Flag
AC	Auxiliary Carry Flag (BCD Operations)
F0	General Purpose
RS1, RS0	Register Bank Select
OV	Overflow Flag
UD	User Defined (reserved)
Р	Parity Flag

SP (0x81) Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		SP[7-0]							
WR				SP[7-0]				

PUSH will result in ACC being written to SP+1 address. POP will load ACC from IRAM with the address of SP.

ESP (0x9B) Extended Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		ESP[7-0]								
WR				ESP	[7-0]					

In FLAT address mode, ESP and SP together form a 16-bit address for the stack pointer. ESP holds the higher byte of the 16-bit address.

	7	6	5	4	3	2	1	0
RD	-	HIP	LIP	-	-	-	-	-
WR	-	-	-	-	-	-	-	-
H		HIP= HIP= Low LIP=	Priority (HP) 0 indicates no 1 indicates H Priority (LP) I 0 indicates no 1 indicates LF	o HP interrup P interrupt pr nterrupt Statu o LP interrupt	t. ogressing. Is			

STATUS (0xC5) Program Status Word RO(0x00)

LUMISSIL MICROSYSTEMS

IS31CS8979

SPTA1	UART1 Transmit Activity Status
	SPTA1=0 indicates no UART1 transmit activity.
	SPTA1=1 indicates UART1 transmit active.
SPRA1	UART1 Receive Activity Status
	SPRA1=0 indicates no UART1 receive activity.
	SPRA1=1 indicates UART1 receive active.
SPTA0	UART0 Transmit Activity Status
	SPTA0=0 indicates no UART0 transmit activity.
	SPTA0=1 indicates UART0 transmit active.
SPRA0	UART0 Receive Activity Status
	SPRA0=0 indicates no UART0 receive activity.
	SPRA0=1 indicates UART0 receive active.

The program should check status conditions before entering SLEEP, STOP, IDLE, or PMM modes to prevent the loss of intended functions from delayed entry until these events are finished.

In IS31CS8979, the UART0 and UART1 are not implemented, so the SPTA1, SPRA1, SPTA0, and SPRA0 are reserved.

9.2 Addressing Timing and Memory Modes

The clock speed of an MCU with embedded flash memory is usually limited by the access time of on-chip flash memory. While in modern process technology, the CPU can operate much faster and the access time of flash memory is usually around 40 nanoseconds, which becomes a bottleneck for CPU performance. To mitigate this problem, a programmable wait state function is incorporated to allow a faster CPU clock rate to access slower embedded flash memory. The wait state is controlled by WTST register as shown in the following tables.

WTST (0x92) R/W (0x07)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WTST3	WTST2	WTST1	WTST0
WR	-	-	-	-	WTST3	WTST2	WTST1	WTST0

Wait State Control register. WTST holds the information about Program Memory access time.

WTST3	WTST2	WTST1	WTST0	Access Time(SYSCLK)
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16

The default setting of the wait state control register after reset is 0x07 and the software must initialize the setting to change the wait state setting. Using an SYSCLK of 4MHz, the WTST can be set to a minimum because one clock period is 250ns, which is longer than the typical embedded flash access time. If SYSCLK is above 16MHz, then WTST should be set higher than value 1 to allow enough read access time.



MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0		
RD		MCON[7-0]								
WR		MCON[7-0]								

MCON holds the starting address of XRAM in 2KB steps. For example, if MCON[7-0] = 0x01, the starting address is 0x001000. MCON is not meaningful in this chip because it only contains on-chip XRAM and MCON should not be modified from 0x00.

In LARGE mode, addressing is compatible with standard 8051 in 16-bit address. FLAT mode extends the program address to 20-bit and expands the stack space to 16-bit data space. The data space is always 16-bit in either LARGE or FLAT mode.

ACON (0x9D) R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0
WR	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0

ACON is addressing mode control register.

IVECSEL	Interrupt Vector Selection
	INTVSEC=1 maps the interrupt vector to B000 space.
	INTVSEC=0 maps to normal 0x0000 space.
DPXREN	DPXR Register Control Bit.
	If DPXREN is 0, "MOVX, @Ri" instruction uses P2 (0xA0) register and XRAM
	Address [15-8]. If DPXREN is 1, DPXR (0xDA) register and XRAM Address [15-8] is used.
SA	Extended Stack Address Mode Indicator. This bit is read-only.
	0 – 8051 standard stack mode where stack resides in internal 256-byte memory
	1 – Extended stack mode. The stack pointer is ESP: SP in 16-bit addressing to data
	space.
AM1, AM0	AM1 and AM0 Address Mode Control Bits
	00 – LARGE address mode in 16-bit
	1x – FLAT address mode with 20-bit program address

9.3 MOVX A, @Ri Instructions

DPXR (0xDA) R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPXR[7-0]							
WR				DPXF	R[7-0]				

DPXR is used to replace P2[7-0] for high byte of XRAM address bit[15-7] for "MOVX, @Ri" instructions only if DPXREN=1.

MXAX (0xEA) MOVX Extended Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		MXAX[7-0]								
WR				MXAX	X[7-0]					

MXAX is used to provide the top 8-bit address for "MOVX @Ri" instructions only. MXAX does not affect other MOVX instructions.

When accessing XRAM using "MOVX, @DPTR" instruction, the address of XRAM access is formed by DPHi: DPLi depending on which data pointer is selected. Another form of MOVX instruction is "MOVX, @Ri". This instruction provides an efficient programming method to move content within a 256-byte data block. In "@Ri" instruction, the XRAM address [15-7] can be derived from two sources. If ACON.DPXREN = 0, the high order address [15-8] is from P2 (0xA0), if ACON.DPXREN = 1, the high order address is from DPXR (0xDA) register.

The maximum addressing space of XRAM is up to 16MB, and thus it requires a 24-bit address. For "MOVX, @DPTR", the XRAMADDR [23-16] is from either DPX (0x93) or DPX1 (0x95) depending on which data pointer is



selected. For "MOVX, @Ri", the XRAMUADDR [23-16] is from MXAX (0xEA) register.

9.4 Dual Data Pointers and MOVX operations

In standard 8051, there is only one data pointer DPH: DPL to perform MOVX. The enhanced CPU provides 2nd data pointer DPH1:DPL1 to speed up the move, or to copy data block. The active DPTR is selected by setting DPS (Data Pointer Select) register. Through the control of DPS, efficient programming can be achieved.

-3 (02	ouj Dala Fui		/ •• (0,00)						
	7	6	5	4	3	2	1	0	
RD	ID1	ID0	TSL	-	-	-	-	SEL	
WR	ID1	ID0	TSL	-	-	-	-	SEL	
WR ID1 ID0 TSL - - - SEL ID[1:0] Define the operation of Increment Instruction of DPTR, "INC DPTR". Standard 8051 only has increment DPTR instruction. ID[1-0] changes the definitions of "INC DPTR" instructions and allows flexible modifications of DPTR when "INC DPTR" instructions is executed.									
		1	D1 ID	0	SEL=0	:	SEL=1		

DPS (0x86)	Data	Pointer	Select	R/W	$(0 \times 0 0)$

is executed	s executed.										
ID1	ID0	SEL=0	SEL=1								
0	0	INC DPTR	INC DPTR1								
0	1	DEC DPTR	INC DPTR1								
1	0	INC DPTR	DEC DPTR1								
1	1	DEC DPTR	DEC DPTR1								

TSL

SEL

Enable toggling selection of DPTR selection. When this bit is set, the selection of DPTR is toggled when DPTR is used in an instruction and executed.

DPTR selection bit. Set to select DPTR1, and clear to select DPTR. SEL is also affected by the state of ID[1:0] and TSL after DPTR is used in an instruction. When read, SEL reflects the current selection of command.

DPL (0x82) Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPL[7-0]							
WR				DPL	[7-0]				

DPL register holds the low byte of data pointer, DPTR.

DPH (0x83) Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPH[7-0]							
WR				DPH	[7-0]				

DPH register holds the high byte of data pointer, DPTR.

DPL1 (0x84) Extended Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPL1[7-0]							
WR				DPL1	[7-0]				

DPL1 register holds the low byte of extended data pointer 1, DPTR1.

DPH1 (0x85) Extended Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPH1[7-0]							
WR				DPH ²	1[7-0]			

DPH1 register holds the high byte of extended data pointer 1, DPTR1.



DPX (0x93) Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0
RD				DPX	[7-0]			
WR				DPX	[7-0]			

DPX is used to provide the top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH and DPL. DPX is not affected in LARGE mode and will form a full 24-bit address in FLAT mode, meaning auto increment and decrement when DPTR is changed. DPX value has no effect if on-chip data memory is less than 64KB.

DPX1 (0x95) Extended Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		DPX1[7-0]							
WR				DPX'	1[7-0]				

DPX1 is used to provide the top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH1 and DP1L. DPX1 is not affected in LARGE mode and will form a full 24-bit address in Flat mode, meaning auto increment and decrement when DPTR is changed. DPX1 value has no effect if on-chip data memory is less than 64KB.

9.5 Interrupt System

The CPU implements an enhanced Interrupt Control that allows a total of 15 interrupt sources and each with two programmable priority levels. The interrupts are sampled at the rising edge of SYSCLK. If interrupts are present and enabled, the CPU enters the interrupt service routine by vectoring to the highest priority interrupt. Among the 15 interrupt sources, 7 of them are from CPU internal integrated peripherals, 6 of them are from on-chip external peripherals, and 2 of them are used for external pin interrupt expansion. When an interrupt is shared, the interrupt service routine must decide which source is requesting the interrupt by examining the corresponding interrupt flag of the sharing peripherals.

The following table shows the interrupt sources and the corresponding interrupt vectors. The Flag Reset column shows whether the corresponding interrupt flag is cleared by hardware (self-cleared) or software. The software can only clear the interrupt flag but not set the interrupt flag. The Natural Priority column shows the inherent priority if more than one interrupt is assigned to the same priority level. Please note that the interrupts assigned with higher priority levels always get serviced first compared with interrupts assigned with lower priority levels regardless of the natural priority sequence.

Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	Flag Reset	Natural Priority
PINT0	Expanded Pin INT0.x	0x0003/0xX003	Software	1
TF0	Timer 0	0x000B/0xX00B	Hardware	2
PINT1	Expanded Pin INT1.x	0x0013/0xX013	Software	3
TF1	Timer 1	0x001B/0xX01B	Hardware	4
INT_EUART1	EUART1	0x0023/0xX023	Software	5
TF2	Timer 2	0x002B/0xX02B	Software	6
INT_EUART2	EUART2/LIN/LIN_FAULT	0x0033/0xX033	Software	7
I2CM	I ² C Master	0x003B/0xX03B	Software	8
INT2	LVT	0x0043/0xX043	Software	9
INT3	Touch Key/ACMP	0x004B/0xX04B	Software	10
INT4	ADC	0x0053/0xX053	Software	11
WDIF	Watchdog WDT1	0x005B/0xX05B	Software	12
INT6	PWM/TCC/QE/PWM8	0x0063/0xX063	Software	13
INT7	SPI/ I ² C Slave	0x006B/0xX06B	Software	14
INT8	T3/T4/T5/BZ	0x0073/0xX073	Software	15



Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	Flag Reset	Natural Priority
ECC	PECC/DECC/WDT2	0x007B/0xX07B	Software	0
BKP	Break Point	0xX080	Software	0
DBG	I2CS Debug	0xX0C0	Software	0

Table 9-1 Interrupt sources and the corresponding interrupt vectors

* Note: When IVECSEL=1, the interrupt vector is relocated to the top available 4KB memory space for boot code usage. Therefore, X=F, for 64K, X=B for 48K, X=7 for 32K, and X=3 for 16K program memory size.

In addition to the 15 peripheral interrupts, there are two highest priority interrupts associated with debugging and breakpoint. DBG interrupt is generated when I²C slave is configured as a debug port and a debug request from the host matches the debug ID. BKP interrupt is generated when a breakpoint match condition occurs. DBG has a higher priority than BKP. The BKP and DBG interrupts are not affected by the global interrupt enable EA bit of IE register (0xA8).

The interrupt-related registers are listed in the following. Each interrupt can be individually enabled or disabled by setting or clearing the corresponding bit in IE, EXIE, and integrated peripherals' control registers.

IE (0xA8) Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN
WR	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN

EA	Global Interrupt Enable bit.
ES2	LIN-capable16550-like EUART2 Interrupt Enable bit.
ET2	Timer 2 Interrupt Enable bit.
ES0	EUART 1 Interrupt Enable bit.
ET1	Timer 1 Interrupt Enable bit.
PINT1EN	Pin PINT1.x Interrupt Enable bit.
ET0	Timer 0 Interrupt Enable bit.
PINT0EN	Pin PINT0.x Interrupt Enable bit.

EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
WR	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM

EINT8	INT8 Interrupt Enable bit.
EINT7	INT7 Interrupt Enable bit.
EINT6	INT6 Enable bit.
EWD1	Watchdog Timer Interrupt Enable bit.
EINT4	INT4 Interrupt Enable bit.
EINT3	INT3 Interrupt Enable bit.
EINT2	INT2 Interrupt Enable bit.
EI2CM	I ² C Master Interrupt Enable bit.

Each interrupt can be individually assigned to either high or low. When the corresponding bit is set to 1, it indicates it is of high priority.

IP (0xB8) Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0
WR	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0
P	PS2 LIN-capable 16550-like EUART2 Priority bit.							
P	Г2	Time	r 2 Priority bit	t.				
PS	S0	EUA	RT 1 Priority	bit.				
P	Г1	1 Timer 1 Priority bit.						
P	X1	Pin li	nterrupt INT1	Priority bit.				



PT0	Timer 0 Priority bit.
PX0	Pin Interrupt INT0 Priority bit.

EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)

<u> </u>			, ,					
	7	6	5	4	3	2	1	0
RD	PINT8	PINT7	PINT6	PWDI	PINT4	PINT3	PINT2	PI2CM
WR	PINT8	PINT7	PINT6	PWDI	PINT4	PINT3	PINT2	PI2CM
P	PINT8 INT8 Priority bit.							
PI	INT7	INT7	Priority bit.					
PI	INT6	INT6	Priority bit.					
PWDI Watchdo			chdog Priority	bit.				
PI	INT4	INT4	Priority bit.					

PINT3 INT3 Priority bit.

PINT2 INT2 Priority bit.

PI2CM I²C Master Priority bit.

EXIF (0x91) Extended Interrupt Flag R/W (0x00)

	7	6	5	4	3	2	1	0
RD	INT8F	INT7F	INT6F	-	INT4F	INT3F	INT2F	I2CMIF
WR	-	-	-	-	-	-	-	I2CMIF

IN	NT8F	INT8	Flag bit				
IN	NT7F	INT7	INT7 Flag bit				
IN	NT6F	INT6	Flag bit				
IN	NT4F	INT4	Interrupt Flag	g bit			
IN	NT3F	INT3	Flag bit				
IN	NT2F	INT2	Flag bit				
12	CMIF	I ² C N	laster Interru	pt Flag bit. Th	nis bit must be	cleared by s	oftware.

Note: Writing to INT2F to INT8F has no effect.

The interrupt flags of internal peripherals are stored in the corresponding flag registers in the peripheral and EXIF registers. These peripherals include T0, T1, T2, and WDT. Software needs to clear the corresponding flags located in the peripherals (for T0, T1, T2, and WDT). For I2CM, the interrupt flag is located in the EXIF register bit I2CMIF. This needs to be cleared by software.

INT2 to INT8 is used to connect to the external peripherals. INT2F to INT8F is the direct equivalent of the interrupt flag from the corresponding peripherals. These peripherals include Timer 3, Timer 4, Timer 5, Buzzer, SPI, I2CS, PWMx, TCC, QE, ADC, TKC3, etc.

	7	6	5	4	3	2	1	0
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
W	/EINT8 /EINT7 /EINT6	Set t	his bit to allov	v INT7 to trigg	ger the wake-u ger the wake-u ger the wake-u	up of CPU fro	m STOP mod	les.
	/EINT4 /EINT3 /EINT2 /EPINT1 /EPINT0	Set t Set t Set t Set t	his bit to allov his bit to allov his bit to allov his bit to allov	v INT4 to trigg v INT3 to trigg v INT2 to trigg v INT2 to trigg	ger the wake-u ger the wake-u ger the wake-u ger the wake-u ger the wake-u	up of CPU fro up of CPU fro up of CPU fro up of CPU fro	m STOP moo m STOP moo m STOP moo m STOP moo	les. les. les. les.

WKMASK register defines the wakeup control of the interrupt signals from the STOP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. The wake-up control is wired separately from the interrupt logic, and therefore, after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP mode. Extra attention should be exerted on the modes of exit and re-entry to ensure proper operation.



All clocks are stopped in STOP/SLEEP mode. Hence, the peripherals that require a clock such as Timer 3, Timer 4, Buzzer, SPI, PWMx, EUART1, ADC, and LVD cannot perform a wake-up function. Only external pins and peripherals that do not require a clock or use SOSC32KHz clock, can be used for wakeup purposes. Such peripherals are like I2CS2, LIN, WDT2, Timer 5, and TKC3

PINT0 and PINT1 are used for external GPIO pin Interrupts. All GPIO pins can be enabled to generate the PINT0 or PINT1 depending on its MFCFG register setting. Each GPIO pin also contains the rising/falling edge detections and either one or both edges can be used for interrupt triggering. The same signaling can be used for generating wake-up.

TCON (0x88) R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TF1	TR1	TF0	TR0	PINT1F	-	PINT0F	-
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-
TF1 Timer 1 Interrupt Flag bit. TF1 is cleared by hardware when entering the i routine.							e interrupt	
T	R1	Timer 1 Run Control bit. Set to enable Timer 1.				1.		
T	F0	Time routii	•	Flag. TF0 is cl	eared by hard	dware when e	entering the in	terrupt
T	R0	Time	er 0 Run Cont	rol bit. Set to	enable Timer	0.		
Р	INT1F						when enterir	ig the
PINTOF Pin INTO Interrupt Flag bit. PINTOF interrupt routine.				T0F is cleared	l by hardware	when enterir	ig the	

9.6 Register Access Control

One important aspect of the embedded MCU is its reliable operations in a harsh environment. Many system failures result from the accidental loss of data or changes of critical registers that may lead to catastrophic effects. The CPU provides several protection mechanisms, which are described in this section.

TA (0xC7) Time Access Control Register A R/W (xxxxxx0)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TASTAT
WR		TA Register						

TA access control emulates a ticket that must be purchased before modifying a critical register. To modify or write into a TA protected register, TA must be accessed in a predefined sequence to obtain the ticket. The ticket is used when an intended modification operation is done to the TA protected register. To obtain the next access a new ticket must be obtained again by performing the same predefined sequence on TA. TA does not limit the read access of the TA protect registers. The TA protected register includes RWT bit of WDCON (0xD8), MCON (0xC6), and ACON (0x9D) registers. The following predefined sequence is required to modify the content of MCON.

MOV TA, #0xAA;

MOV TA, #0x55;

MOV MCON, #0x01;

Once the access is granted, there is no time limitation of the access. The access is voided if any operation is performed in TA address. When read, TASTAT indicates whether TA is locked or not (1 indicates "unlock" and 0 indicates "lock").

TB (0xC9) Time Access Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TBSTAT
WR		TB Register						

TB access control functions are like TA control, except the ticket is for multiple uses with a time limit. Once access is granted, the access is open for 256 clock periods and then expires. The software can also read TB address to obtain the current TB status. The TB protected registers are marked on the register names and descriptions. To modify registers with TB protection, the following procedure must be performed.

MOV TB, #0xAA



MOV TB, #0x55

This action creates a timed window of 256 SYSCLK periods to allow write access to these TB protected registers. If any above-mentioned sequences are repeated before the 128 cycles expire, a new 128-cycle is extended. The current 256 cycles can be terminated immediately by writing #0x00 to TB registers, such as

MOV TB, #0x00

It is recommended to terminate the TB access window once the user program finishes the modifications of TB protected registers.

Because TA and TB are critical reassurance of the reliable operation of the MCU that prevents accidental hazardous uncontrollable modifications of critical registers, the operation of these two registers should bear extreme cautions. It is strongly advised that these two registers should be turned on only when needed. Both registers use a synchronous CPU clock, and therefore it is imperative that any running tasks of TA and TB should be terminated before entering IDLE mode or STOP mode. Both modes turn off the CPU clock and, if TA and TB are enabled, they stay enabled until the CPU clock resumes, and thus may create vulnerabilities for critical registers.

Another reliability concern of embedded Flash MCU is that the important content in the Flash can be accidentally erased. This concern is addressed by the content protection in the Flash controller.

9.7 Clock Control and Power Management Modes

This section describes the clock control and power-saving modes of the CPU and its integrated peripherals. The settings are controlled by PCON (0x87) and PMR (0xC4) registers. The register description is defined as follows.

	7	6	5	4	3	2	1	0
RD	SMOD0	-	-	-	-	-	-	-
WR	SMOD0	-	-	-	-	SLEEP	STOP	IDLE
	MOD0 _EEP	UART 0 Baud Rate Control. This is used to select double baud rate in mode 1, 2 or for UART 0 using Timer 1 overflow. This definition is the same as standard 8051. SMOD0 is reserved because UART 0 is not supported in this chip. Sleep Mode Control Bit. When this bit and the Stop bit are set to 1, the clock of the CPU and all peripherals is disabled and enters SLEEP mode. The SLEEP mode exits when non-clocked interrupts or resets occur. Upon exiting SLEEP mode, Slee bit and Stop bit in PCON is automatically cleared. In terms of power consumption, the following relationship applies: IDLE mode > STOP mode > SLEEP mode. SLEE mode is the same as STOP mode, except it also turns off the band gap and the regulator. It uses a very low power backup regulator (< 5uA). When waking up from SLEEP mode, it takes a longer time (< 64 IOSC clock cycles, compared with STOP mode) because the regulator requires more time to stabilize.						
S	ΓΟΡ	Stop enter termi	Mode Contro s STOP mod inated by non	ol Bit. The cloo le if the Sleep	ck of the CPU bit is in the re rrupts or reset	and all peripleset state. The	nerals is disat e STOP mode	e can only be
ID	θLE	Idle I clock TO/T PWN WDT perip mode	Bit. If the IDLE becomes ina 1/T2 are rese fix, ADC, EUA 3, and the ot herals and ex	E bit is set, the active and the act. But the clock ART1, LIN-cap hers are still a kternal interru	e system goes CPU's integr cks of CPU ar bable16550-lil active. This all pts to wake u ode. Idle bit is	ated peripher ad external pe ke EUART2, \$ ows the intern p the CPU. Th	als such as W ripherals like SPI, I ² C slave rupts generate he exit mecha	/DT1, and T3/T4/T5, , WDT2, ed by these anism of IDLE

PCON (0x87) R/W (0x00)

PMR (0xC4) R/W (010xxxxx)

	7	6	5	4	3	2	1	0
RD	CD1=0	CD0	SWB	-	-	-	-	-
WR	-	CD0	SWB	-	-	-	-	-
C	D1, CD0	Cloc	k Divider Con	trol. These tw	o bits control	the entry of F	MM mode. W	/hen CD0=1,

Clock Divider Control. These two bits control the entry of PMM mode. When CD0=1, and CD1=0, full-speed operation is in effect. When CD0=1, and CD1=1, the CPU enters PMM mode where the CPU and its integrated peripherals operate at a clock rate divided by 257. Note that in PMM mode, all integrated peripherals such as

SWB



UART0, LIN-capable 16550-like EUART2, WDT, and T0/T1/T2 run at this reduced rate, and thus may not function properly. All external peripherals to the CPU still operate at full speed in PMM mode.

NOTE: CD1 is internally hardwired to 0. This bit is not supported in PMM mode.

Switch Back Control bit. Setting this bit allows the actions to occur in integrated peripherals to automatically switch back to the normal operation mode.

NOTE: This function is not supported in PMM mode.

CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected

	7	6	5	4	3	2	1	0
RD		IOSCDIV[3-0]			-	-	CLKSEL[1]	CLKSEL[0]
WR		IOSCDIV[3-0]				REGRDY[0]	CLKSEL[1]	CLKSEL[0]

IOSCDIV[3-0]

IOSC Pre-Divider. Default is IOSC/32.

IOSCDIV[3-0]	SYSCLK
0	IOSC
1	IOSC/2
2	IOSC/4
3	IOSC/6
4	IOSC/8
5	IOSC/10
6	IOSC/12
7	IOSC/14
8	IOSC/16
9	IOSC/32
10	IOSC/64
11	IOSC/128
12	IOSC/256
13	IOSC/256
14	IOSC/256
15	IOSC/256

REGRDY[1-0]

Wake up delay time for main regulator stable time from reset or from sleep mode wakeup. Default is the longest delay at 256 SOSC32KHz.

REGRDY[1]	REGRDY[0]	Delay time
0	0	8 SOSC32KHz cycle
0	1	16 SOSC32KHz cycle
1	0	64 SOSC32KHz cycle
1	1	256 SOSC32KHz cycle

CLKSEL[1-0]

Clock Source Selection

These two bits define the clock source of the system clock SYSCLK. The selections are shown in the following table. The default setting after reset is IOSC.

CLKSEL[1]	CLKSEL[0]	SYSCLK
0	0	IOSC (through divider)
0	1	SOSC32KHz
1	0	IOSC (through divider)
1	1	XCLKIN



WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
W	'EINT8	Set t	his bit to allov	v INT8 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	EINT7	Set t	his bit to allov	v INT7 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	'EINT6	Set t	his bit to allov	v INT6 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	'EINT4	Set t	his bit to allov	v INT4 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	EINT3	Set t	his bit to allov	v INT3 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	EINT2	Set this bit to allow INT2 to trigger the wake-up of CPU from STOP modes.						les.
W	'EPINT1	Set t	his bit to allov	v INT1 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.
W	'EPINT0	Set t	his bit to allov	v INT0 to trigg	ger the wake-	up of CPU fro	m STOP mod	les.

WKMASK register defines the wake-up control of the interrupt signals from the STOP/SLEEP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. The wake-up control is wired separately from the interrupt logic, and therefore after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP/SLEEP mode. Extra attention should be taken to designing the exit and re-entry of modes to ensure proper operation.

All clocks are stopped in STOP or SLEEP modes, and therefore peripherals such as I²C slave, UARTx, ADC, LVD, and T3/T4, require clocks that cannot perform a wake-up function. Only external pins and peripherals that do not require a clock can be used for wake-up purposes. Such peripherals are TKC3, LIN Wakeup and Timer5 with SOSC32KHz.

9.8 IDLE Mode

IDLE mode provides power saving by stopping SYSCLK to CPU and its integrated peripherals while other peripherals are still in operation with SYSCLK. Hence other peripherals still function normally and can generate interrupts that wake up the CPU from IDLE mode. The IDLE mode is enabled by setting IDLE bit to 1.

When the CPU is in idle mode, there is no processing. All integrated internal peripherals such as T0/T1/T2, and I²C Master are inaccessible during idle mode. The IDLE mode can be closed by hardware reset or by external interrupts as well as the interrupts from external peripherals that are OR-ed with the external interrupts. The triggering external interrupts need to be enabled properly. Upon exiting from IDLE mode, the CPU resumes operation as the clock is being turned on. CPU immediately vectors to the interrupt service routine of the corresponding interrupt sources that wake up the CPU. When the interrupt service routine completes, RETI returns to the program and immediately follows the one that invokes the IDLE mode. Upon returning from IDLE mode to normal mode, idle bit in PCON is automatically cleared.

9.9 STOP Mode

STOP mode provides further power reduction by stopping SYSCLK to all circuits. In STOP mode, IOSC oscillator is disabled. STOP mode is entered by setting STOP = 1. To achieve minimum power consumption, it is essential to turn off all peripherals with DC current consumption. It is also important that the software switches to the IOSC clock and disables all other clock generators before entering STOP mode. It is critical to ensure a smooth transition when resuming back to its normal operations. Upon entering STOP mode, the system uses the last edge of IOSC clock to shut down the IOSC clock generator.

Valid interrupt/wakeup event or reset will result in the exit of STOP mode. Upon exit, STOP bit is cleared by hardware and IOSC is resumed. The triggering interrupt source must be enabled and its Wake-up bit is set in the WKMASK register. As CPU resumes, the normal operation applies the previous clock settings. When an interrupt occurs, the CPU vectors to the interrupting service routine of the corresponding interrupt source. When the interrupt service routine completes, RETI returns to the program to execute the instruction that invokes the STOP mode.

The on-chip 1.5V regulator for core circuits is still enabled along with its reference voltage. As the result, the power consumption due to the regulator and its reference circuit is still around 500uA. The advantage of STOP mode is its immediate resumption of the CPU.

9.10 SLEEP Mode

SLEEP mode achieves very low standby consumption by putting the on-chip 1.5V regulator in the disabled state. An ultra-low-power backup regulator (typical 1.42V) supplies the internal core circuit and maintains the logic state and SRAM data. The total current drain in SLEEP mode is less than 1.5uA. Only the backup regulator and the SOSC32KHz circuit are still in operation in SLEEP mode.



The exit of SLEEP mode is the same interrupt/wakeup event as in STOP mode, and, in addition, the on-chip regulator is enabled. SYSCLK is resumed after a delay set by REGRDY (clocked by SOSC32KHz). REGRDY delay is necessary to ensure the stable operation of the regulator. The larger the decoupling capacitance, the longer delay should be set.

9.11 Clock Control

The clock selection is defined by CKSEL register (0x8F). There are three selections from divided IOSC, SOSC32KHz, and XCLKIN. The default selection is divided IOSC. The typical power consumption of CPU is 0.3mA/MHZ.

9.12 Watchdog Timer

The Watchdog Timer is a 30-bit timer that can be used by a system supervisor or as an event timer. The Watchdog timer can be used to generate an interrupt or to issue a system reset depending on the control settings. This section describes the register related to the operation of Watchdog Timer and its functions. The following diagram shows the structure of the Watchdog Timer. WDT shares the same clock with the CPU, and thus WDT is disabled in IDLE mode or STOP mode. However, it runs at a reduced rate in PMM mode.




Figure 9-1 Watchdog Timer

WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected only for bit 0 RWT

	. (0//2 0)							
	7	6	5	4	3	2	1	0
RD	-	-	-	-	WDIF	WTRF	EWT	-
WR	-	-	-	-	WDIF	WTRF	EWT	RWT
	DIF	 WDT Interrupt Flag bit. This bit is set when the session expires regardless of a WDT1 interrupt is enabled or not. WDT1 interrupt enable control is located in EXIE (0xE8).4 EWDI bit. It must be cleared by software. WDT1 Reset Flag bit. WDRF is cleared by hardware reset including RSTN, POR, etc. WTRF is set to 1 after a WDT1 reset occurs. It can be cleared by software. WTRF can be used by software to determine if a WDT1 reset has occurred. 						
E/	NT						e watchdog re	
R	WT	Reset the Watchdog timer. Writing 1 to RWT resets the WDT1 timer. RWT bit is not a register and does not hold any value. The clearing action of the Watchdog timer is protected by TA access. In another word, to clear Watchdog timer, TA must be unlocked and then write RWT bit to 1. If TA is still locked, the program can write 1 into RWT bit, but it does not reset the Watchdog timer.						

CKCON (0x8E) Clock Control and WDT1 R/W (0xC7)

	7	6	5	4	3	2	1	0
RD	WD1	WD0	T2CKDCTL	T1CKDCTL	TOCKDCTL	WD2	-	-
WR	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-



T2CKDCTL	Timer 2 Clock Source Division Factor Control Flag. Setting this bit to 1 set Timer 2 division factor to 4, and the Timer 2 clock frequency equals CPU frequency divided by 4. Setting this bit to 0 (the default power-on value) set Timer 2 division factor to 12, the Timer 2 clock frequency equals CPU clo frequency divided by 12.									
T1CKDCTL	Timer 1 Clock Source Division Factor Control Flag. Setting this bit 1 sets the Timer 1 division factor to 4, and the Timer 1 clock frequency equals CPU clock frequency divided by 4. Setting this bit to 0 (the default power-on value) sets the Timer 1 division factor to 12, and the Timer 1 clock frequency equals CPU clock frequency divided by 12.									
TOCKDCTL	Timer 0 Clock Source Division Factor Control Flag. Setting this bit1 sets the Tir division factor to 4, and the Timer 0 clock frequency equals CPU clock frequence divided by 4. Setting this bit0 (the default power-on value) sets the Timer 0 divis factor equals 12, and the Timer 0 clock frequency equals CPU clock frequency divided by 12.									
WD[2-0]				alue of WDT1 as the following nd the default is set to maxim						
	WD2	WD1	WD0	Timeout Value						
	0	0	0	131072						
	0	0	1	1048576						
	0	1	0	8388608						
	0	1	1	67108864						
	1	0	0	134217728						
	1	0	1	268435456						
	1	1	0	536870912						
	1	1	1	1073741824						

A second 16-bit Watchdog Timer (WDT2) clocked by the independent nonstop SOSC32KHz is included. WDT2 can be used to generate interrupt/wakeup timing from STOP/SLEEP mode, or generate software reset.

WDT2CF (0xA0D8) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	-	WDT2REN	WDT2RF	WDT2IEN		WDT2CS[2-0]		WDT2IF
WR	WDT2CLR	WDT2REN	WDT2RF	WDT2IEN		WDT2CS[2-0]		WDT2IF
WDT2CLR WDT2 Counter Clear Writing "1" to WDT2CLR clears the WDT2 count to 0. It is self-cleared by ha WDT2REN WDT2 Reset Enable WDT2REN=1 configures WDT2 to perform a software reset. WDT2RF WDT2 Reset Flag							y hardware.	
W	DT2RF DT2IEN DT2CS[2-0]	WDT2 Reset Flag WDT2RF is set to "1" after a WDT2 reset occurs. This must be cleared by writing WDT2 Interrupt Enable WDT2IEN=1 enables WDT2 interrupt. WDT2 Clock Scaling						
		WE	T2CS[2-0]	Clock SOS	C32KHz Divi	der	WDT2Perio	d
			000		2^8		8 msec	
			001		2^9		16 msec	
			010		2^10		32 msec	
			011		2^11		64 msec	
	100 2^12 128 msec							
	101 2^13 256 msec							
	110 2^14 512 msec							
			111		2^15		1024 msec	;



WDT2IF

WDT2 Interrupt Flag

WDT2IF is set to "1" after a WDT2 interrupt. This must be cleared by writing "0".

Please note that the longest effective time WDT2 can be set is approximately 18 hours.

WDT2L (0xA0D9) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected

	7 6 5 4 3 2 1									
RD		WDT2CNT[7-0]								
WR		WDT2[7-0]								

WDT2H (0xA0DA) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected

	7	6	5	4	3	2	1	0			
RD		WDT2CNT[15-8]									
WR		WDT2[15-8]									

WDT2L and WDT2H hold the timeout value for watchdog timer 2. When the counter reaches WDT2 timeout value, an interrupt or reset is generated. Reading this register returns the current count value.

A third Watchdog Timer (WDT3) is also included for further enhancement of fault recovery. WDT3 cannot be disabled in normal mode. It can be disabled only in SLEEP mode if SLEEPDIS[2-0] = 3'b101. WDT3 is clocked 4 times slower than WDT2, and is also set by WDT2CS[2-0].

WDT2CS[2-0]	Clock SOSC32KHz Divider	WDT3 Period
000	2^12	32 msec
001	2^13	64 msec
010	2^14	128 msec
011	2^15	256 msec
100	2^16	512 msec
101	2^17	1024 msec
110	2^18	2048 msec
111	2^19	4096 msec

Therefore, the longest time of WDT3 is about 72 hours (4 seconds times 2^16).

WDT3CF (0xA0DB) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected

	7	6	5	4	3	2	1	0
RD	-	U)	LEEPDIS[2-0)]			WDT3RF	
WR	WDT3CLR	0	SLEEPDIS[2-0] -					
S	/DT3CLR LEEPDIS[2-0] /DT3RF	Writi Stop SLEI WDT	WDT3 increr EPDIS[2-0] = 3 Reset Flag	T3CLR clears ment in STOP 3b'101 stops	VSLEEP mode WDT3 in ST	e OP/SLEEP m	self-cleared b ode. st be cleared I	-

WDT3L (0xA0DC) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected

	7	6	5	4	3	2	1	0			
RD		WDT3CNT[7-0]									
WR	WDT3[7-0]										

WDT3H (0xA0DD) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0			
RD		WDT3CNT[15-8]									
WR		WDT3[15-8]									



WDT3L and WDT3H hold the timeout value for watchdog timer 3. When the counter reaches the WDT3 timeout value, a reset is generated. Reading this register returns the current count value.

9.13 System Timers – T0 and T1

The CPU contains three 16-bit timers/counters, Timer 0, Timer 1, and Timer 2. In timer mode, Timer 0, and Timer 1 registers are incremented every 12 SYSCLK periods when the appropriate timer is enabled. In the timer mode, Timer 2 registers are incremented every 12 or 2 SYSCLK periods (depending on the operating mode). In the counter mode, the timer registers are incremented every falling edge on their corresponding inputs: T0, T1, and T2. These inputs are read every SYSCLK period.

Timer 0 and Timer 1 are fully compatible with the standard 8051. Timer 0 and 1 are controlled by TCON (0x88) and TMOD (0x89) registers while each timer consists of two 8-bit registers TH0 (0x8C), TL0 (0x8A), TH1 (0x8D), TL1 (0x8B).

	7	6	5	4	3	2	1	0	
RD	TF1	TR1	TF0	TR0	PINT1F	-	PINT0F	-	
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-	
T	F1	Time routi	•	Flag bit. TF1 i	s cleared by h	nardware whe	n entering the	interrupt	
T	R1	Time	er 1 Run Cont	rol bit. Set to	enable Timer	1.			
T	F0	Time routii		Flag. TF0 is c	leared by har	dware when e	entering the in	terrupt	
T	R0	Time	er 0 Run Cont	rol bit. Set to	enable Timer	0.			
Р	INT1F	Pin INT1 Interrupt Flag bit. PINT1F is cleared by hardware when entering the interrupt routine.							
Р	INTOF	Pin INT0 Interrupt Flag bit. PINT0F is cleared by hardware when entering the interrupt routine.							

TCON (0x88) R/W (0x00)

TMOD (0x89) Timer 0 and 1 Mode Control Register R/W (0x00)

	7	6	5		4	3	2	1	0	
RD	GATE1	CT1	T1N	11	T1M0	GATE0	CT0	T0M1	T0M0	
WR	GATE1	CT1	T1N	11	T1M0	GATE0	CT0	T0M1	T0M0	
	ATE1		r 1 Gate ounter.	e Contro	l bit. Set to	enable external	T1 to func	tion as gating	control of	
C	Τ1				de Select l	oit. Set CT1 to a al clock.	ccess exte	rnal T1 as the	clock	
Τ	1M1	Time	r 1 Mod	e Select	bit					
Τ	1M0	Time	r 1 Mod	e Select	bit					
G	ATE0	Timer 0 Gate Control bit. Set to enable external T0 to function as gating control of the counter.								
C	Т0	Counter or Timer Mode Select bit. Set CT0 to use external T0 as the clock source. lear CT0 to use internal clock.								
Т	0M1	Time	r 0 Mod	e Select	bit					
Т	0M0	Time	r 0 Mod	e Select	bit					
		M1	MO	Mode		Mod	le Descript	ions		
		0	0	0		s as a 5-bit pre-s imer. They form			as an 8-bit	
		0	1	1	TH and T	L are cascaded	to form a 1	6-bit counter	timer.	
$\begin{bmatrix} 1 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ TL \\ TH. \end{bmatrix}$ TL functions as an 8-bit counter/timer and auto-reloads fr								loads from		
		1	1	3	bit timer, configure	ons as an 8-bit o which is control ed in Mode 3. WI where its interru	led by GAT hen this ha	E1. Only Tim ppens, Timer	er 0 can be	



9.13.1 Mode 0

In this mode, TL serves as a 5-bit pre-scaler and TH functions as an 8-bit counter/timer, and both work together as a 13-bit counter/timer. The Mode 0 operation is shown in the following diagram.




Figure 9-2 Timer/Counter Mode 0: 13-bit counter

9.13.2Mode 1

Mode 1 operates the same way as Mode 0 does, except TL is configured as 8-bit, and thus forms a 16-bit counter/timer. This is shown as the following diagram.




Figure 9-3 Timer/Counter Mode 1: 16-bit counter

9.13.3Mode 2

Mode 2 configures the timer as an 8-bit re-loadable counter. The counter is TL while TH stores the reload data. The reload occurs when TL overflows. The operation is shown in the following diagram.




Figure 9-4 Timer/Counter Mode 2: 8-bit re-load

9.13.4Mode 3

Mode 3 is a special mode for Timer 0 only. In this mode, Timer 0 is configured as two separate 8-bit counters. TL0 uses the control and interrupt flags of Timer 0, whereas TH0 uses the control and interrupt flag of

Timer 1. Since Timer 1's control and flag are occupied, Timer 2 can only be used for counting purposes such as Baud rate generation while Timer 0 is in Mode 3. The operation flow of Mode 3 is shown in the following diagram.




Figure 9-5 Timer/Counter Mode 3: Two 8-bit counters

TL0 (0x8A) Timer 0 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TL0[7-0]								
WR		TL0[7-0]								

TH0 (0x8C) Timer 0 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TH0[7-0]								
WR				TH0	[7-0]					

TL1 (0x8B) Timer 1 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TL1[7-0]								
WR		TL1[7-0]								

TH1 (0x8D) Timer 1 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TH1[7-0]								
WR				TH1	[7-0]					

9.14 System Timer – T2

Timer 2 is fully compatible with the standard 8052 timer 2. Timer 2 can be used as the re-loadable counter, capture timer, or baud rate generator. Timer 2 uses five SFR as counter registers, capture registers, and a control register.

T2CON (0xC8) Timer 2 Control and Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2			
WR	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2			
	F2 XF2	TF2 mea T2E2 This	ns Timer 2 is X Falling Edge	ed by softwar used as a UA e Flag bit	re. TF2 is not RT0 Baud rat a falling edge v	e generator).		,			
R	CLK	Rece	eive Clock En	able bit							
l umissil M	umissil Microsystems – www.lumissil.com CONFIDENTIAL 36 of 130										



	 UART0 receiver is clocked by Timer 2 overflow pulses.
	0 – UART0 receiver is clocked by Timer 1 overflow pulses.
TCLK	Transmit Clock Enable bit
	 UART0 transmitter is clocked by Timer 2 overflow pulses.
	0 – UART0 transmitter is clocked by Timer 1 overflow pulses.
EXEN2	T2EX Function Enable bit
	 Allows capture or reload as T2EX falling edge appears.
	0 – Ignore T2EX events.
TR2	Start/Stop Timer 2 Control bit
	1 – Start
	0 – Stop
CT2	Timer 2 Timer/Counter Mode Select bit
	 External event counter uses T2 pin as the clock source.
	0 – Internal clock timer mode
CPRL2	Capture/Reload Select bit
	1 – Use T2EX pin falling edge for capture.
	0 – Automatic reload on Timer 2 overflow or falling edge of T2EX (when EXEN2=1).
	If RCLK or TCLK is set (Timer 2 is used as a baud rate generator), this bit is ignored and an automatic reload is forced on Timer 2 overflows.

Note: UART0 is not implemented in IS31CS8979.

Timer 2 can be configured in three modes of operations –Auto-reload Counter, Capture Timer, and Baud Rate Generator. These modes are defined by RCLK, TCLK, CPRL2 and TR2 bits of T2CON registers. The definition is illustrated in the following table:

RCLK or TCLK	CPRL2	TR2	Mode Descriptions
0	0	1	16-bit Auto-reload Counter mode. Timer 2 overflow sets the TF2 interrupt flag and TH2/TL2 is reloaded with RLDH/RLHL register.
0	1	1	16-bit Capture Timer mode. Timer 2's overflow sets TF2 interrupt flag. When EXEN2=1, TH2/TL2 content is captured into RLDH/RLDL when T2EX falling edge occurs.
1	Х	1	Baud Rate Generator mode. Timer 2's overflow is used for configuring UART0.
X	Х	0	Timer 2 is stopped.

The block diagram of the Timer 2 operating in Auto-reload Counter and Capture Timer modes are shown in the following diagram:

External T2 and External T2EX are tied together in this device.




Figure 9-6 Timer 2 block diagram of Auto-reload and Capture

The block diagram of the Timer 2 operating in Baud Rate Generator is shown in the following diagram:






Figure 9-7 Timer 2 block diagram of Baud Rate Generator

TL2 (0xCC) Timer 2 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TL2[7-0]								
WR		TL2[7-0]								

TH2 (0xCD) Timer 2 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TH2[7-0]								
WR				TH2	[7-0]					

RLDL (0xCA) Timer 2 reload Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	RLDL[7-0]								
WR				RLDI	_[7-0]				

RLDH (0xCB) Timer 2 reload High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		RLDH[7-0]								
WR		RLDH[7-0]								

9.15 System Timer – T3 and T4

Both Timer 3 and Timer 4 are simple 16-Bit reload timers or free-run counters and are clocked by the system clock. The block diagram is shown below.




Figure 9-8 Timer 3 and Timer 4 block diagram



T34CON	l (0xCF) Time	er 3 and Time	er 4 Control a	and Status R	egister R/W ((0x00)			
	7	6	5	4	3	2	1	0	
RD	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN	
WR	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN	
	F4 M4	Timer 4 Overflow Interrupt Flag bit TF4 is set by hardware when an overflow condition occurs. TF4 must be cleared by software. Timer 4 Mode Control bit. TM4=1 sets timer 4 as auto-reload, and TM4=0 sets time							
	R4 4IEN	4 as free-run. Timer 4 Run Control bit. Set to enable Timer 4, and clear to stop Timer 4. Timer 4 Interrupt Enable bit T4IEN=0 disables the Timer 4 overflow interrupt. T4IEN=1 enables the Timer 4 overflow interrupt.							
ΤF	F3	Timer 3 Overflow Interrupt Flag bit TF3 is set by hardware when an overflow condition occurs. TF3 must be cleared by software.							
T	M3			ntrol bit. TM3	=1 sets timer	3 as auto-rele	oad, and TM3	8=0 sets timer	
	R3 3IEN	3 as free-run. Timer 3 Run Control bit. Set to enable Timer 3, and clear to stop Timer 3. Timer 3 Interrupt Enable bit. T3IEN=0 disables the Timer 3 overflow interrupt T3IEN=1 enables the Timer 3 overflow interrupt							

TL3 (0xAE) Timer 3 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T3[7-0]									
WR		T3[7-0]									

TH3 (0xAF) Timer 3 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T3[15-8]									
WR		T3[15-8]									

TL4 (0xAC) Timer 4 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T4[7-0]									
WR		T4[7-0]									

TH4 (0xAD) Timer 4 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T4[15-8]									
WR		T4[15-8]									

T3[15-0] and T4[15-0] function differently when both are read or written. When written in auto-reload mode, its reload value is written. In free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

9.16 System Timer – T5

T5 is a 24-Bit simple timer. It can select four different clock sources and can be used for extended sleep mode wake-up. The clock sources include IOSC, XOSC, RTC, and SOSC32KHz. T5 can be configured either as a free-run mode or auto-reload mode. Timer 5 does not depend on the SYSCLK, and therefore it continues to count under STOP or SLEEP mode if the clock source is present. The following diagram shows the block diagram of Timer 5.






Figure 9-9 Timer 5 block diagram

T5CON (0xA068) Timer 5 Control and Status Register (0x00)

	7	6	5	4	3	2	1	0
RD	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN
WR	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN
TF5Timer 5 Overflow Interrupt Flag bit TF5 is set by hardware when overflow condition occur software.T5SEL[1-0]Timer 5 Clock Selection bits T5SEL[1-0] = 00, IOSC T5SEL[1-0] = 01, IOSC T5SEL[1-0] = 10, SOSC32KHz T5SEL[1-0] = 11, SOSC32KHz						ion occurs. Ti	F5 must be cl	eared by
T	M5		er 5 Mode Cor ee-run.	ntrol bit. TM5=	=1 sets timer 5	5 as auto reloa	ad, and TM5=	0 sets timer 5
TR5 Timer 5 Run Control bit. Set to enable Timer T5IEN Timer 5 Interrupt Enable bit					·	o stop Timer	5.	
T5IEN=0 disables the Timer 5 overflow interrupt. T5IEN=1 enables the Timer 5 overflow interrupt.								

TL5 (0xA069) Timer5 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T5[7-0]									
WR				T5[7-0]						

TH5 (0xA06A) Timer5 Medium Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		T5[15-8]									
WR		T5[15-8]]									

TT5 (0xA06B) Timer5 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	T5[23-16]											
WR			T5[23-16]									

T5[23-0] functions differently when being read or written. When written in auto-reload mode, its reload value is written, and in free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

9.17 Multiplication and Division Unit (MDU)

MDU provides acceleration on unsigned integer operations of 16-bit multiplications, 32-bit division, and shifting and normalizing operations. The following table shows the execution characteristics of these operations. The MDU does not contain the operation completion status flag. Therefore, the most efficient utilization of MDU

LUMISSIL MICROSYSTEMS

IS31CS8979

uses NOP delay for the required clock time of the MDU operation types. The number of the clock cycles required for each operation is shown in the following table and it is counted from the last write of the writing sequence.

Operations	Result	Reminder	# of Clock Cycle
32-bit division by 16-bit	32-bit	16-bit	17
16-bit division by 16-bit	16-bit	16-bit	9
16-bit multiplication by 16-bit	32-bit	-	10
32-bit normalization	-	-	3 – 20
32-bit shift left/right	-	-	3 – 18

The MDU is accessed through MD0 to MD5 which contains the operands and the results, and the operation is controlled by ARCON register.

	7	6	5	4	3	2	1	0	
RD	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0	
WR	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0	
M SI	DEF DOV LR	previ MDL of the Shift a shi	ous operation Overflow Fla e multiplicatio Direction Cou ft to the left.	n completes. I ag bit. MDOV n is greater th ntrol bit. SLR	MDEF is autor is set by hard han 0x0000FF = 1 indicates	matically clea ware if the div FF a shift to the r	g written befor red after read vidend is zero right and SLR	ing ARCON. or the result =0 indicates	
S	C4-0	Shift Count Control and Result bit. If SC0-4 is written with 00000, the normalization operation is performed by MDU. When the normalization is completed, SC4-0 contains the number of shifts performed during the normalization. If SC4-0 is writte with a non-zero value, then the shift operation is performed by MDU with the numb of shifts specified by SC4-0 value.							

ARCON (0xFF) MDU Control R/W (0x00)

MD0 (0xF9) MDU Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		MD0[7-0]									
WR		MD0[7-0]									

MD1 (0xFA) MDU Data Register 1 R/W (0x00)

		<u> </u>							
	7	6	5	4	3	2	1	0	
RD		MD1[7-0]							
WR		MD1[7-0]							

MD2 (0xFB) MDU Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		MD2[7-0]							
WR		MD2[7-0]							

MD3 (0xFC) MDU Data Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		MD3[7-0]							
WR		MD3[7-0]							

MD4 (0xFD) MDU Data Register 4 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		MD4[7-0]							
WR		MD4[7-0]							



MD5 (0xFE) MDU Data Register 5 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		MD5[7-0]							
WR		MD5[7-0]							

MDU operation consists of three phases.

1. Load MD0 to MD5 data registers in an appropriate order depending on the operation.

2. Execution of the operations.

3. Read result from MD0 to MD5 registers.

The following list shows the MDU read and write sequences. Each operation has its unique writing sequence and reading sequence of MD0 to MD5 registers, and therefore a precise access sequence is required.

9.17.1 Division - 32-bit divide by 16-bit or 16-bit divide by 16-bit

Follow the following write-sequences. The first write of MD0 resets the MDU and initiates the MDU error flag mechanism. The last write incites calculation of MDU.

Write MD0 with Dividend LSB byte

Write MD1 with Dividend LSB+1 byte

Write MD2 with Dividend LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Write MD3 with Dividend MSB byte (ignore this step for 16-bit divide by 16-bit)

Write MD4 with Divisor LSB byte

Write MD5 with Divisor MSB byte

Then follow the following read-sequences. The last read prompts MDU for the next operations.

Read MD0 with Quotient LSB byte

Read MD1 with Quotient LSB+1 byte

Read MD2 with Quotient LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Read MD3 with Quotient MSB byte (ignore this step for 16-bit divide by 16-bit)

Read MD4 with Remainder LSB byte

Read MD5 with Remainder MSB byte

Read ARCON to confirm error or overflow condition

Please note that if the sequence is violated, the calculation may be interrupted and results in errors.

9.17.2Multiplication – 16-bit multiply by 16-bit

Follow the following write sequences.

Write MD0 with Multiplicand LSB byte

Write MD4 with Multiplier LSB byte

Write MD1 with Multiplicand MSB byte

Write MD5 with Multiplier MSB byte

Then follow the following read sequences.

Read MD0 with Product LSB byte

Read MD1 with Product LSB+1 byte

Read MD2 with Product LSB+2 byte

Read MD3 with Product MSB byte

Read ARCON to confirm error or overflow condition

9.17.3Normalization – 32-bit

Normalization is obtained with integer variables stored in MD0 to MD3. After normalization, all leading zeroes are removed by shift left operations. To start the normalization operation, SC4-0 in ARCON is first written with



00000. After completion of the normalization, SC4-0 is updated with the number of leading zeroes and the normalized result is restored on MD0 to MD3. The number of the shift of the normalization can be used as exponents. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte

Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = 00000

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read SC[4-0] from ARCON for normalization count or error flag

9.17.4Shift - 32-bit

Shift is done with integer variables stored in MD0 to MD3. To start the shift operation, SC4-0 in ARCON is first written with shift count and SLR with shift direction. After completion of the Shift, the result is stored back to MD0 to MD3. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte

Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = Shift count and SLR with shift direction

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read ARCON's for error flag

9.17.5MDU Flag

The error flag (MDEF) of MDU indicates improperly performed operations. The error mechanism starts at the first MD0 write and finishes with the last read of MD result register. MDEF is set if the current operation is interrupted or restarted by improper writing of the MD register before the operation completes. MDEF is cleared if the operations and proper write/read sequences are successfully complete. The overflow flag (MDOV) of MDU indicates an error of operations. MDOV is set if

The divisor is zero

Multiplication overflows

Normalization operation is performed on already normalized variables (MD3.7 =1)

9.18 I²C Master

The I²C master controller provides the interface to I²C slave devices. It can be programmed to operate with arbitration and clock synchronization to allow it to operate in multi-master configurations. The master uses SCL and SDA pins. The controller contains a built-in 8-bit timer to allow various I²C bus speeds. The maximum I²C bus speed is limited to SYSCLK/12.



I2CMTP (0xF7) I²C Master Time Period R/W (0x00)

	<u> </u>								
	7	6	6 5		3	2	1	0	
RD		I2CMTP[7-0]							
WR		I2CMTP[7-0]							

This register sets the frequency of I²C bus clock. If I2CMTP[7-0] is equal to or larger than 0x01, then SCL_FREQ = SYSCLK_FREQ / 8 / (1 + I2CMTP). If I2CMTP[7-0] = 0x00, SCL_FREQ = SYSCLK_FREQ / 12.

I2CMSA (0xF4) I²C Master Slave Address R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		SA[6-0] RS								
WR		SA[6-0] RS								
S	A[6-0]	A[6-0] Slave Address. SA[6-0] defines the slave address the I ² C master uses to communicate.								
R	S	Receive/Send Bit. RS determines if the following operation is to RECEIVE (RS=1) or								

Receive/Send Bit. RS determines if the following operation is to RECEIVE (RS=1) or SEND (RS=0).

I2CMBUF (0xF6) I²C Master Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		RD[7-0]							
WR		TD[7-0]							

I2CMBUF functions as a transmit-data register when written and as a receive-data register when read. When written, TD is sent to the bus by the next SEND or BURST SEND operations. TD[7] is sent first. When read, RD contains the 8-bit data received from the bus upon the last RECEIVE or BURST RECEIVE operation.

I2CMCR (0xF5) I²C Master Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	BUSBUSY	IDLE	ARBLOST	DATANACK	ADDRNACK	ERROR	BUSY
WR	CLEAR	INFILEN	-	HS	ACK	STOP	START	RUN

The I2CMCR register is used for setting control when it is written, and as a status signal when read.

CLEAR	Reset I ² C Master State Machine
	Set CLEAR=1 will reset the state machine. CLEAR is self-cleared when reset is completed.
INFILEN	Input Noise Filter Enable. When IFILEN is set, pulses shorter than 50 ns on inputs of SDA and SCL are filtered out.
IDLE	This bit indicates that I ² C master is in the IDLE mode.
BUSY	This bit indicates that I ² C master is receiving or transmitting data, and other status bits are not valid.
BUSBUSY	This bit indicates that the external I ² C bus is busy and access to the bus is not possible. This bit is set/reset by START and STOP conditions.
ERROR	This bit indicates that an error occurs in the last operation. The errors include slave address was not acknowledged, or transmitted data is not acknowledged, or the master controller loses arbitration.
ADDRNACK	This bit is automatically set when the last operation slave address transmitted is not acknowledged.
DATANACK	This bit is automatically set when the last operation transmitted data is not acknowledged.
ARBLOST	This bit is automatically set when the last operation I ² C master controller loses the bus arbitration.

START, STOP, RUN and HS, RS, ACK bits are used to drive I²C Master to initiate and terminate a transaction. The Start bit generates START, or REPEAT START protocol. The Stop bit determines if the cycle stops at the end of the data cycle or continues to a burst. To generate a single read cycle, the designated address is written in SA with RS set to 1, and bits ACK=0, STOP=1, START=1, RUN=1 are set in I2CMCR to perform the operation and then STOP. When the operation is completed (or aborted due to errors), I²C master generates an interrupt. The ACK bit must be set to 1. This causes the controller to send an ACK automatically after each byte transaction. The ACK bit

LUMISSIL MICROSYSTEMS

IS31CS8979

must be reset when set to 0 when the master operates in receive mode and not to receive further data from the slave devices.

The following table lists the permitted control bits combinations in master IDLE mode.

HS	RS	ACK	Stop	Start	Run	Operations
0	0	-	0	1	1	START condition followed by SEND. Master remains in TRANSMITTER mode
0	0	-	1	1	1	START condition followed by SEND and STOP
0	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK. Master remains in RECEIVER mode
0	1	0	1	1	1	START condition followed by RECEIVE and STOP
0	1	1	0	1	1	START condition followed by RECEIVE. Master remains in RECEIVER mode
0	1	1	1	1	1	Illegal command

The following table lists the permitted control bits combinations in master TRANSMITTER mode.

HS	RS	ACK	Stop	Start	Run	Operations
0	-	-	0	0	1	SEND operation. Master remains in TRANSMITTER mode
0	-	-	1	0	0	STOP condition
0	-	-	1	0	1	SEND followed by STOP condition
0	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode
0	1	-	1	1	1	REPEAT START condition followed by SEND and STOP condition
0	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with negative ACK. Master remains in TRANSMITTER mode
0	1	0	1	1	1	REPEAT START condition followed by SEND and STOP condition
0	1	1	0	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode
0	1	1	1	1	1	Illegal command

The following table lists the permitted control bits combinations in master RECEIVER mode.

HS	RS	ACK	Stop	Start	Run	Operations
0	-	0	0	0	1	RECEIVE operation with a negative ACK. Master remains in RECEIVE mode
0	-	-	1	0	0	STOP condition
0	-	0	1	0	1	RECEIVE followed by STOP condition
0	-	1	0	0	1	RECEIVE operation. Master remains in RECEIVER mode
0	-	1	1	0	1	Illegal command
0	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with a negative ACK. Master remains in RECEIVER mode
0	1	0	1	1	1	REPEAT START condition followed by RECEIVE and STOP conditions
0	1	0	1	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode
0	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode
0	0	-	1	1	1	REPEAT START condition followed by SEND and STOP conditions

CONFIDENTIAL



All other control-bit combinations not included in the above three tables are NOP. In Master RECEIVER mode, STOP should be generated only after data negative ACK executed by Master or address negative ACK executed by slave. Negative ACK means SDA is pulled low when the acknowledge clock pulse is generated.

I2CMTO (0xC3) I2CTime Out Control Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	I2CMTOF		I2CMTO[6-0]						
WR	I2CMTOEN		I2CMTO[6-0]						
12	CMTOEN CMTOF CMTO[6-0]	I2CM This b issued I2CM The T	l. Time Out Se O time is set	g a timeout oc tting to (I2CMTO[(6-0]+1)*2*BT.	When timeou	CM CLEAR co ut occurs, an Q / 8 / (I2CM	I2CM	

9.19 Checksum/CRC Accelerator

To enhance the performance, a hardware Checksum/CRC Accelerator is included and closely coupled with CPU. This provides most commonly used checksum and CRC operation for 8/16/24/32-bit data width. For 8-bit data, one SYSCLK cycle is used; for 16-bit data, two cycles are used; for 32-bit data, four cycles are used.

CCCFG (0)	xA078) Checksui	m/CRC Accelerato	or Configuration	Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	DWID	H[1-0]	REVERSE	NOCARRY	SEED	-	-	BUSY		
WR	DWID		REVERSE	NOCARRY	SEED	C	RCMODE[2-0	01		
	WIDTH[1-0]		Input Width					~]		
	WID11[1-0]		set input as 8	3-bit wide						
			set input as							
			set input as 2							
			11 – set input as 32-bit wide							
RI	EVERSE	Reve	erse input MS	B/LSB Seque	nce					
				or LSB first op						
				or MSB first op						
				is based on t						
bit, and REVERSE=1, then CCDATA[0 REVERSE does not affect output result										
always holds MSB, CC							y i.e., CCDA			
The following table shows the MSB/LSB relationship										
		DW	/IDTH	REVER	SE=0		REVERSE	=1		
			0 C	CRCIN[7-0] = CCDATA[7-0]			N[7-0] = CCD	ATA[0-7]		
			1 CR	CRCIN[15-0] = CCDATA[15-0]			I[15-0] = CCD	ATA[0-15]		
			2 CR	CIN[23-0] = C	CDATA[23-0] CRCIN	CRCIN[23-0] = CCDATA[0-23]			
							CRCIN[31-0] = CCDATA[0-31]			
			3 CR	CIN[31-0] = C	CDATA[31-0] CRCIN	I[31-0] = CCD	ATA[0-31]		
N	OCARRY		y Setting for (Checksum		- 1		ATA[0-31]		
N	OCARRY	NOC	y Setting for (ARRY=0 use	Checksum the previous	s carry result	the for a new		OATA[0-31]		
		NOC NOC	y Setting for (ARRY=0 use ARRY=1 dise	Checksum	s carry result	the for a new		OATA[0-31]		
	OCARRY EED	NOC NOC Seed	y Setting for (ARRY=0 use ARRY=1 dis I Entry	Checksum the previous cards the prev	s carry result rious carry res	the for a new sult.	result.	OATA[0-31]		
		NOC NOC Seed For S	y Setting for (ARRY=0 use ARRY=1 dis Entry SEED=1, resu	Checksum the previous cards the previous ults written inte	s carry result vious carry res	the for a new sult.	result.	OATA[0-31]		
		NOC NOC Seec For S SEE	y Setting for (ARRY=0 use ARRY=1 dis Entry SEED=1, resu D=0 for norm	Checksum the previous cards the previous allts written into al data inputs	s carry result vious carry res	the for a new sult.	result. value.			
		NOC NOC Seec For S SEE Plea	y Setting for (ARRY=0 use ARRY=1 dis Entry SEED=1, resu D=0 for norm se note that t	Checksum the previous cards the previous ults written inte	s carry result vious carry res	the for a new sult.	result. value.			
SI	EED	NOC NOC Seec For S SEE Plea by R	y Setting for (ARRY=0 use ARRY=1 dis Entry SEED=1, resu D=0 for norm se note that t EVERSE.	Checksum es the previous cards the previous allts written inte al data inputs he MSB/LSB	s carry result vious carry res	the for a new sult.	result. value.			
SI		NOC NOC Seec For S SEE Plea by R] CRC	y Setting for (ARRY=0 use ARRY=1 dis EED=1, resu D=0 for norm se note that t EVERSE. /Checksum N	Checksum es the previous cards the previous allts written inte al data inputs he MSB/LSB	s carry result vious carry res o CCDATA be ordering of SI	the for a new sult. come SEED EED entry fror	result. value.			
SI	EED	NOC NOC Seed For S SEE Plea by R] CRC 000	y Setting for (ARRY=0 use ARRY=1 dis EED=1, resu D=0 for norm se note that t EVERSE. /Checksum N	Checksum the previous cards the previous alts written into al data inputs he MSB/LSB Mode is disabled an	s carry result vious carry res o CCDATA be ordering of SI	the for a new sult. come SEED EED entry fror	result. value.			



011 – CRC-16 (IBM 0x8005) X16+X15+X2+1 100 – CRC-16 (CCITT 0x1021) X16+X12+X5+1 101 – CRC-32 (ANSI 802.3 0x104C11DB7) X32+X26+C23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X1+1 110 – Reserved 111 – CRC and Checksum Clear

The first step for the programmer is to set the CRCMODE[2-0] for the Checksum or CRC operation and then write "111" to CRCMODE[2-0] to reset the Checksum/CRC states and restore the default seed value (for checksum, seed value=0x00 or 0x00000000, for CRC seed value = 0xFFFF or 0xFFFFFFF).

BUSY

CRC Status

BUSY=1 indicates the result is not yet completed. Since only up to two cycles are used to calculate the Checksum or CRC, there is no need to check the BUSY status before the next data entry and reading the results.

CCDATA registers are the data I/O port for Checksum/CRC Accelerator. For 8-bit data width, only CCDATA[7-0] should be used. For data width wider than 8-bit, the high byte should always be written first. Writing the low byte (CCDATA0) completes the data entry and starts the calculations. When SEED=1, the data written goes to CS or CRC seed value. The SEED value entry bit ordering is not affected by the REVERSE setting. The result of the accelerator can be directly read out from CCDATA registers and it is not affected by the REVERSE setting.

CCDATA0 (0xA07C) Checksum/CRC Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		CCDATA[7-0]							
WR				CCDA	TA[7-0]				

CCDATA1 (0xA07D) Checksum/CRC Data Register 1 R/W (0x00)

	l í							
	7	6	5	4	3	2	1	0
RD				CCDAT	A[15-0]			
WR		CCDATA[15-0]						

CCDATA2 (0xA07E) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0
RD				CCDAT	A[23-16]			
WR				CCDAT	A[23-16]			

CCDATA3 (0xA07F) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		CCDATA[31-24]							
WR				CCDAT	A[31-24]				

9.20 Break Point and Debug Controller

The CPU core also includes a Break Point Controller for software debugging purposes and handling exceptions. Program Counter breakpoint triggers at PC address matching, and there are seven PC matching settings available. Single Step breakpoint triggers at interaction return from an interrupt routine.

Upon the matching of breakpoint conditions, the Break Point Controller issues BKP Interrupt for handling the breakpoints. The BKP Interrupt vector is located at 0x7B. Upon entering the BKP ISR (Break Point Interrupt Service Routine), all interrupts and counters (WDT, T0, T1, and T2) are disabled. To allow further interrupts and continuing counting, the BKP ISR must be enabled. At exiting, the BKP ISR setting must be restored to resume normal operations.



BPINTF (0xA0E0) Break Point Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	STEP_IF	-	-	-	-	-	PC2IF	PC1IF
WR	STEP_IF	-	-	-	-	-	PC2IF	PC1IF

This register is for reading the Break Points interrupt flags.

STEP IF

This bit is set when the Break Point conditions are met by a new instruction fetching from an interrupt routine. This bit must be cleared by software.

PC2IF – PC1IF

from an interrupt routine. This bit must be cleared by software. These bits are set when Break Point conditions are met by PC2 – PC1 address. These bits must be cleared by software.

BPINTE (0xA0E1) Break Point Interrupt Enable Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	STEP_IE	-	-	-	-	-	PC2IE	PC1IE
WR	STEP_IE	-	-	-	-	-	PC2IE	PC1IE

This register controls the enabling of individual Break Points interrupt.

STEP_IE Set this bit to enable Single Step event breakpoint interrupt.

PC2IE – PC1IE Set these bits to enable PC2 to PC1 address match breakpoint interrupts.

BPINTC (0xA0E2) Break Point Interrupt Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	-
WR	-	-	-	-	-	-	-	-

This register is reserved for other applications.

BPCTRL (0xA0E3) DBG and BKP ISR Control and Status Register R/W (b'11111100)

		7	6	5	4	3	2	1	0
	RD	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST
١	WR	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST

When entering the DBG or BKP ISR (Interrupt Service Routine), all interrupts and timers are disabled. The enabled bits are cleared by hardware reset in this register. As the interrupts and timers are disabled, the ISR can process debugging requirements in a suspended state. If a specific timer should be kept active, it must be enabled by ISR after ISR entry. Before the exit of DBG and BKP ISR, the control bits should be enabled to allow the timers to resume operating. This register should be modified only in Debug ISR.

DBGINTEN	Set this bit to enable all interrupts (except WDT interrupt). This bit is cleared automatically at the entry of DBG and BKP ISR. Set this bit to allow ISR to be further interrupted by other interrupts. This is sometimes necessary if DBG or BKP ISR needs to use UART or I ² C, for example.
DBGWDEN	Set this bit to allow WDT counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR.
DBGT2EN	Set this bit to allow T2 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T2 interrupt.
DBGT1EN	Set this bit to allow T1 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T1 interrupt.
DBGT0EN	Set this bit to allow T0 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T0 interrupt.
DBGST	This bit indicates the DBG and BKP ISR status. It is set to 1 when entering DBG and BKP ISR. It should be cleared when exiting the DBG and BKP ISR. Checking this bit allows other interrupt routines to determine whether it is a sub-service of the DBG and BKP ISR.



PC1AL (0xA0F0) Program Counter Break Point 1 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PC1A	L[7-0]			
WR				PC1A	L[7-0]			

This register defines the PC low address for PC match break point 1.

PC1AH (0xA0F1) Program Counter Break Point 1 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PC1A	H[7-0]			
WR				PC1A	H[7-0]			

This register defines the PC high address for PC match break point 1.

PC1AT (0xA0F2) Program Counter Break Point 1 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PC1A	T[7-0]			
WR				PC1A	T[7-0]			

This register defines the PC top address for PC match break point 1. PC1AT:PC1HT:PC1LT together form a 24 bit compare value of break point 1 for Program Counter.

PC2AL (0xA0F4) Program Counter Break Point 2 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PC2A	L[7-0]			
WR				PC2A	L[7-0]			

This register defines the PC low address for PC match breakpoint 2.

PC2AH (0xA0F5) Program Counter Break Point 2 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD				PC2A	H[7-0]				
WR		PC2AH[7-0]							

This register defines the PC high address for PC match breakpoint 2.

PC2AT (0xA0F6) Program Counter Break Point 2 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PC2AT[7-0]								
WR		PC2AT[7-0]								

This register defines the PC top address for PC match breakpoint 2. PC2AT, PC2HT and PC2LT together form a 24-bit compare value of PC breakpoint 2 for Program Counter.

Host or program can obtain the status of the breakpoint controller through the current breakpoint address and next PC address register. DBPCID[23-0] contains the PC address of the just executed instruction when the breakpoint occurs. DBNXPC[23-0] contains the next PC address to be executed when the breakpoint occurs, and therefore it is usually exactly the same value of the breakpointer setting.

DBPCIDL (0xA098) Debug Program Counter Address Low Register RO (0x00)

	7	6	5	4	3	2	1	0	
RD		DBPCID[7-0]							
WR				-	•				



	00037.	J						
DBPCID	OH (0xA099) [Debug Progr	am Counter	Address Hig	h Register R	RO (0x00)		-
	7	6	5	4	3	2	1	0
RD				DBPC	ID[15-8]			
WR					-			
DBPCIE	OT (0xA09A) [Debug Prog	am Counter	Address Top	Register R	O (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCI	D[23-16]			
WR					-			
DBPCN	XL (0xA09B)	Debug Prog	ram Counter	Next Addre	ss Low Regi	ster RO (0x00)		
	7	6	5	4	3	2	1	0
RD		l	•	DBPC	NX[7-0]			
WR					-			
DBPCN	XH (0xA09C)	Debug Prod	aram Counter	Next Addre	ss Hiah Rea	ister RO (0x00))	
_	7	6	5	4	3	2	<u>,</u> 1	0
RD				DBPCI	VX[15-8]			
WR					-			
DBPCN		Debug Proc	Iram Counter	Next Addre	ss Top Regi	ster RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCN	IX[23-16]			
WR								
) Single Ster	Control Eng					
SIEFC	TRL (0xA09E)	6			3	2	1	0

	7	6	5	4	3	2	1	0		
RD		STEPCTRL[7-0]								
WR		STEPCTRL[7-0]								

To enable single-step debugging, STEPCTRL must be written with value 0x96.

9.21 Debug I²C Port

The I²C Slave 2 (I2CS2) can be configured as the debug and ISP port. This is achieved by assigning a predefined debug ID for the I²C Slave address. When a host issues I²C access to this special address, a DBG interrupt is generated. DBG Interrupt has the highest priority. The DBG interrupt vector is located at 0x83. DBG ISR is used to communicate with the host and is usually closely associated with BKP ISR.

SI2CDBGID (0xA09F) Slave I²C Debug ID Register R/W (0x36) TB Protected

			<u> </u>	<u> </u>	/					
	7	6	5	4	3	2	1	0		
RD	DBGSI2C2EN		SI2CDBGID[6:0]							
WR	DBGSI2C2EN			S	I2CDBGID[6:	0]				
_	BGSI2C2EN	addres	DBGSI2C2EN=1 enables I2CS2 as debug port. When I2CS2 receives access of I ² C address matching SI2CDBGID[6:0], a debug interrupt is generated.							
S	I2CDBGID[6:0]	Slave	I ² C ID addres	s for debug f	unction.					

Slave I²C ID address for debug function.

9.22 Data SRAM ECC Handling

The data SRAM (IRAM and XRAM) is configured as 2048 x 13-bit. An 8:5 ECC encoder and decoder are implemented to check the SRAM data. ECC check is through hardware and performed automatically. It can correct a 1-bit error in each byte and detect a 2-bit error in each byte. All generation and checking are done in hardware. It is strongly recommended all SRAM data should be initialized at power-on or after reset if ECC is enabled to avoid initial ECC error. If ECC encounters an uncorrectable error, hardware will latch the address and trigger an interrupt. Software needs to examine the severity of data corruption and take appropriate actions. Please note that, during



switching between ECC and non-ECC mode, all the data in SRAM will be corrupted, and thus requires reinitialization. It is strongly suggested to keep ECC enabled for best reliability as well as noise immunity.

	7	6	5	4	3	2	1	0
RD	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
WR	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
_	ECCEN		ECC Enable					
D	ECCIEN2	Data	ECC Uncorr	ectable Error	Interrupt Enat	ble		
D	ECCIEN1	Data	ECC Correct	table Error Int	errupt Enable			
D	ECCIF2	Data	ECC Uncorr	ectable Error	Interrupt Flag			
	ECCIF1	error softv	. DECCIF2 is /are.	1 by hardwar set independ	lent of DECCI			
D		DEC	CIF1 is set to . DECCIF1 is	table Error Int 1 by hardwar set independ	re when readi			

DECCCFG (0xA02D) Data ECC Configuration Register R/W (0x80) TB Protected

Please note that if a correctable error is encountered, the data will be automatically corrected. To prevent further corruption, software should rewrite the data into the SRAM upon DECCIF1 interrupt.

DECCADL (0xA02E) Data ECC Configuration and Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0	
RD		DECCAD[7-0]							
WR		-							

DECCADH (0xA02F) Data ECC Configuration and Address Register High RO (0x80)

	7 6 5 4 3 2 1 0								
RD	DECCAD[15-8]								
WR		-							

DECCAD[15-0] records the address of ECC fault when data SRAM ECC error occurs. It is read-only and reflects the error address that causes DECCIF to be set. If DECCIF is set and not cleared, DECCAD will not be updated if a +further error is detected.

9.23 Program ECC Handling

The program code stored in e-Flash has built-in ECC checking. The e-Flash is in 16-bit width, and when read by CPU, the lower LSB 8-bit is read for instruction and the upper MSB 8-bit contains the ECC value of the LSB 8-bit. The ECC is nibble based, [15-12] is ECC for [7-4], and [11-8] is ECC for [3-0]. Four bits ECC for four bits data allows one bit error correction and two bits error detection. This means it is possible for 2-bit error correction of an 8-bit code, and this greatly increases the reliability of the overall program robustness.

During program fetch and execution, ECC is performed simultaneously by hardware. If any ECC correctable error is detected, the value fetched is corrected, and optionally a PECCIEN1 interrupt can be generated. If any ECC non-correctable error is detected, two options can be configured, either a PECCIEN2 interrupt can be generated or a software reset can be generated. In both PECCIEN interrupts, the address of the error encountered is latched in PECCAD[15-0].

PECCCFG (0xA00D) Program ECC Configuration Register R/W (0x80) TB Protected

		7	6	5	4	3	2	1	0	
	RD	FCECCEN	-	PECCIEN2	PECCIEN1	-	-	PECCIF2	PECCIF1	
Ē	WR	FCECCEN	- PECCIEN2 PECCIEN1 PECCIF2 PECCIF							
	PI	CECCEN ECCIEN2 ECCIEN1	This Flasl the r Prog	n Controller re ead operation ram ECC Und	e Flash Cont ad low byte of returns the r correctable El	roller Read co	corrected dat e-Flash. Enable	CECCEN=1, t ta. If FCECCE		
1		liaraavatama							E1 of 120	



PECCIF2	Program ECC Uncorrectable Error Interrupt Flag
	PECCIF2 is set to 1 by hardware when program fetching from e-Flash encounters
	uncorrectable error. PECCIF2 is set independent of PECCIEN2. PECCIF2 needs to
	be cleared by software.
PECCIF1	Program ECC Correctable Error Interrupt Flag
	PECCIF1 is set to 1 by hardware when program fetching from e-Flash encounters
	correctable error. PECCIF1 is set independent of PECCIEN1. PECCIF1 needs to be
	cleared by software.
CCADL (0xA00E)	Program ECC Fault Address Register Low RO (0x00)

PE

	7	6	5	4	3	2	1	0		
RD		PECCAD[7-0]								
WR		-								

PECCADH (0xA00F) Program ECC Fault Address Register High R/W (0x80)

	7	7 6 5 4 3 2 1								
RD		PECCAD[15-8]								
WR		-								

PECCAD[15-0] records the address of ECC fault when Flash ECC error occurs. It is read-only and reflects the last error address.

Note: PECCAD[15:14] always read as 0, and software needs to update PECCAD[15:14] value as 0~3 for flash correction once PECCIF1 was detected

9.24 Memory and Logic BIST Test

BSTCMD (0xA016) SRAM Built-In and Logic Self-Test R/W (0x00) TB Protected

WR MODE[3-0] BSTCMD[3-0] MODE[3-0] BIST Mode Selection 0000 – Normal Mode 0000 – Normal Mode 0001 – SRAM MBIST 0010 – Reserved 0011 – Reserved 0011 – Reserved 0100 – Register LBIST 0100 – Register LBIST 0110 – Reserved 0111 – Reserved 0111 – Reserved 0111 – Reserved 0111 – Reserved 1000 – Normal Mode 1000 – Normal Mode 1011 – Reserved 1011 – Reserved 1100 – Reserved 1111 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1011 – Reserved 1101 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved 1111 – Reserved 1111 – Reserved 1111 – Reserved 1111 – Reserved			7 6	5	4	3	2	1	0			
MODE[3-0] BIST Mode Selection 0000 - Normal Mode 0001 - SRAM MBIST 0010 - Reserved 0011 - Reserved 0100 - Register LBIST 0101 - Reserved 0110 - Reserved 0111 - Reserved 0110 - Reserved 0111 - Reserved 1000 - Normal Mode 1001 - SRAM MBIST and monitor on pins 1010 - Reserved 1011 - Reserved 1010 - Reserved 1011 - Reserved 1010 - Reserved 1011 - Reserved 1100 - Register LBIST and monitor on pins 1101 - Reserved 1101 - Reserved 1101 - Reserved 1111 - Reserved	RD	RD	MC	ODE[3-0]		BST	-	FAIL	FINISH			
0000 – Normal Mode 0001 – SRAM MBIST 0010 – Reserved 0011 – Reserved 0100 – Register LBIST 0101 – Reserved 0110 – Reserved 0111 – Reserved 1000 – Normal Mode 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved 1111 – Reserved 1111 – Reserved	WR	WR	MC	ODE[3-0]			BSTCN	/ID[3-0]				
0000 – Normal Mode 0001 – SRAM MBIST 0010 – Reserved 0011 – Reserved 0100 – Register LBIST 0101 – Reserved 0110 – Reserved 0111 – Reserved 1000 – Normal Mode 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved 1111 – Reserved 1111 – Reserved	MODE[3-0]	N	IODE[3-0] BI	3IST Mode Select	tion	I						
0010 - Reserved 0011 - Reserved 0100 - Register LBIST 0101 - Reserved 0110 - Reserved 0110 - Reserved 0111 - Reserved 1000 - Normal Mode 1001 - SRAM MBIST and monitor on pins 1010 - Reserved 1011 - Reserved 1010 - Register LBIST and monitor on pins 1101 - Reserved 1100 - Reserved 1110 - Reserved 1110 - Reserved 1111 - Reserved				000 – Normal Mo	ode							
0011 – Reserved 0100 – Register LBIST 0101 – Reserved 0110 – Reserved 0111 – Reserved 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1101 – Reserved 1110 – Reserved 1110 – Reserved			00	001 – SRAM MB	IST							
0100 - Register LBIST 0101 - Reserved 0110 - Reserved 0111 - Reserved 1000 - Normal Mode 1001 - SRAM MBIST and monitor on pins 1010 - Reserved 1011 - Reserved 1100 - Register LBIST and monitor on pins 1101 - Reserved 1101 - Reserved 1110 - Reserved 1110 - Reserved			00	010 – Reserved								
0101 – Reserved 0110 – Reserved 0111 – Reserved 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved			00	011 – Reserved								
0110 – Reserved 0111 – Reserved 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved 1111 – Reserved			01	0100 – Register LBIST								
0111 – Reserved 1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved			01	101 – Reserved								
1000 – Normal Mode 1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1110 – Reserved			01	110 – Reserved								
1001 – SRAM MBIST and monitor on pins 1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1111 – Reserved			• •									
1010 – Reserved 1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1111 – Reserved												
1011 – Reserved 1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1111 – Reserved					IST and moni	tor on pins						
1100 – Register LBIST and monitor on pins 1101 – Reserved 1110 – Reserved 1111 – Reserved												
1101 – Reserved 1110 – Reserved 1111 – Reserved			-									
1110 – Reserved 1111 – Reserved				•	BIST and mor	nitor on pins						
1111 – Reserved												
Please note that MODE[3-0] is cleared only by POR and RSTN. Software can re this setting along with the Pass/Fail status to determine which BIST was perform												
and its result even after a software reset.							determine wi	IICH DIST Was	penonneu			
BST BIST Status	BST	В										
BST is set to 1 by hardware when BIST in ongoing.	201	Ľ										
	FAIL	F		BIST Test Fail Flag								
•		-		FAIL is set to 1 by hardware when a BIST error has occurred. FAIL is cleared to 0 by								
hardware when a new BIST command is issued.									- J			
FINISH BIST Completion Flag	FINISH	F	INISH BI	SIST Completion	Flag							



	FINISH is set to 1 by hardware when the BIST controller finishes the test. FINISH is cleared to 0 by hardware when a new BIST command is issued.
BSTCMD[3-0]	Memory BIST Command
	Writing BSTCMD[3-0] with value 4b'0101 causes the BIST controller to perform
	BIST. Writing BSTCMD[3-0] with value 4b'1010 causes the BIST controller to
	perform BIST, and after BIST is completed, it automatically generates a software
	reset.
	Writing BSTCMD[3-0] with value 4b'0000 causes FAIL and FINISH bits to be cleared
	to 0.
	Any other value will either have no effect or abort any ongoing BIST.

After the BSTCMD is issued, CPU is paused until BIST is completed. Any BIST operation will result in undefined CPU states, and undefined SRAM content. Therefore, it is highly recommended that a software reset or initiation should be performed after any BIST operation. Please also note that MODE[3-0], FINISH and FAIL bits are not cleared by software resets.

TSTMON (0xA014) Test Monitor Flag R/W (0x00)

	7	7 6 5 4 3 2 1								
RD		TSTMON[7-0]								
WR		TSTMON[7-0]								

TSTMON register stores temporary status and is initialized by power-on reset only.

9.25 System Clock Monitoring

SYSCLK in normal running mode is monitored by SOSC32KHz. If SYSCLK is not present in normal mode for a duration of four SOSC32KHz cycles, a hardware reset is triggered.




Figure 9-10 System clock monitoring

9.26 Reset

There are several reset sources which include both software resets and hardware resets. Software resets include command reset, WDT reset and ECC error reset. Hardware resets include power-on reset (low voltage detect on VDDC), LVD reset (low voltage detect on VDD), SYSCLK monitor reset, and external RSTN reset. Software reset only restores some registers to default values, and hardware reset restores all registers to their default values.

RSTN reset will filter out any low glitch on RSTN with less than 4msec. All hardware reset conditions once met will be extended by 4 msec when exiting reset. Internal hardware reset also has feedback to the RSTN pin and extends the reset duration by external RSTN R/C time. The reset scheme is shown in the following diagram.






Figure 9-11 Reset block diagram

RSTCMD (0xA017) Reset Command Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0			
RD	-	-	-	-	CKMRF	ECCRF	WDTRF	CMDRF			
WR	RSTCKM	RSTECC	-	CLRF	RSTCMD[3-0]						
	STCKM STECC	REN any i	Reset Enable for Clock Monitor Fault RENCKM=1 enables reset after clock fault detection. RSTCKM is cleared to 0 after any reset. Default RSTCKM is 0. Reset Enable for Uncorrectable Code Fetch ECC Error								
	KMRF	Cloc CKN	RSTECC=1 enables reset at e-Flash code fetch ECC error. Default RSTECC is 0. Clock Monitor Fault Reset Flag CKMRF is set to 1 by hardware when a clock fault reset has occurred. CKMRF is no cleared by reset except power-on reset.								
E	CCRF	ECC ECC	ECC Error Reset Flag ECCRF is set to 1 by hardware when an ECC error reset has occurred. ECCRF is cleared to 0 when writing CLRF=1. ECCRF is not cleared by reset except power-on								
W	/DTRF		Reset Flag	l by hardware	when WTRF	WT1RF or V	VT2RF is set				
С	LRF	Clea Writi	WDTRF is set to 1 by hardware when WTRF, WT1RF or WT2RF is set. Clear Reset Flag Writing 1 to CLRF will clear CKMRF, ECCRF, WDTRF, and CMDRF. It is self- cleared.								
R	STCMD[3-0]										

Note: Bits 4~7 of RSTCMD register can't be read.



10. Flash Controller

The flash controller connects the CPU to the on-chip embedded FLASH memory. The FLASH memory functions as the program storage as well as non-volatile data storage. The program access of the FLASH does not require any special attention. When an ECC error occurs during program fetch, there comes out ECC interrupt or reset.

When the FLASH is used as data storage, software issues commands to the FLASH controller through the XFR registers. And when the FLASH controller processes these commands, CPU is held idle until the commands are completed. There is a timeout mechanism for holding CPU in idle to prevent operations hang up.

From FLASH controller point of view, the embedded Flash is always in 16-bit width with no distinction between ECC and data information. For code storage through FLASH controller, ECC byte (upper MSB 8-bit) must be calculated by software. During the read command, ECC is detected but not corrected, and the raw content is loaded into FLSHDAT[15-0]. If ECC error is detected, FAIL status is set after the read command.

The e-Flash contains 128 pages (also referred as Sector), and each page is 512x16. It also contains two IFB (Information Blocks) pages. In Flash operation, the erase command only operates on units of page.

	7	6	5	4	3		2	1	0			
RD	WRVFY	BUSY	FAIL	CMD4	CMD	3 (CMD2	CMD1	CMD0			
WR		CYC[2-0]		CMD4	CMD	3 (CMD2	CMD1	CMD0			
W	/RVFY	comp	Write Result Verify. At the end of a write cycle, hardware reads back the data compares it with which should be written to the flash. If there is a mismatch, the represents 0. It is reset to 1 by hardware when another ISP command is exect									
В	USY	Flash	Flash command is in processing. This bit indicates that Flash Controller is executin the Flash Read, Write, or Sector Erase and other commands are not valid.									
	AIL YC[2-0]	any re exect readii out of timeo Progr set. C clear Flash CYC[Command Execution Result. It is set if the previous command execution fails due to any reason. It is recommended that the program should verify the command execution after issuing a command to the Flash controller. It is not cleared by reading when a new command is issued. Possible causes of FAIL include address out of range, or address falls into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSHCMD[5] (FAIL) is set. Once RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] as 1 to clear ECCRF, or all the future ECC errors can't be responded to PECCAD[15:0] Flash Command Time Out CYC[2-0] defines command timeout cycle count. Cycle period is defined by ISPCLK, which is SYSCLK/256/(ISPCLKF[7-0]+1). The number of cycles is tabulated as 									
			CYC[2·	0]		WRITE		ERA	ASE			
		(0 0	0		55		54	35			
		(0 0	1		60		59	53			
		() 1	0		65		64	52			
		() 1	1		69		68	97			
		1	1 0	0		75		74	08			
		1	1 0	1		80		79	06			
		1	1 1	0		85		84	04			
		1	1 1	1		89		88	89			
С	MD4 – CMD0	For normal operations, CYC[2-0] should be set to 111. Flash Command These bits define commands for the Flash controller. The valid commands are lis in the following table. Any invalid commands do not get executed but return with Fail bit.										
		CM	D4 CMD3	CMD2	CMD1	CMD0		Comman	d			

FLSHCMD (0xA025) Flash Controller Command Register R/W (0x80) TB Protected

0

0

0

Main Memory Read

0

1





CMD4	CMD3	CMD2	CMD1	CMD0	Command
0	1	0	0	0	Main Memory Sector Erase
0	0	1	0	0	Main Memory Write
0	0	0	1	0	IFB Read
0	0	0	0	1	IFB Write
0	0	0	1	1	IFB Sector Erase

For any Read command, the result high byte contains the ECC code, and low byte contains the data that is ECC corrected. If there is any ECC error, then FAIL bit is set. To find out what ECC error occurs, software can inspect PECCIF1 and PEECIF2 bits in PECCCFG register.

To read the e-Flash raw data, the FCECCEN in PECCCFG register can be set to 0.

FLSHDATL (0xA020) Flash Controller Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Read Data Register DATA[7-0]								
WR		Flash Write Data Register DATA[7-0]								

Please note: DATA[7-0] in READ operation will return either ECC corrected data or e-Flash raw data and which depends on FCECEEN bit setting in PECCCFG register.

FLSHDATH (0xA021) Flash Controller Data Register R/W (0x00)

		7	6	5	4	3	2	1	0			
R	D		Flash Read Data Register DATA[15-8]									
W	/R		Flash Write Data Register DATA[15-8]									

FLSHADL (0xA022) Flash Controller Low Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Address Low Byte Register ADDR[7-0]								
WR		Flash Address Low Byte Register ADDR[7-0]								

FLSHADH (0xA023) Flash Controller High Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Address High Byte Register ADDR[15-8]								
WR		Flash Address High Byte Register ADDR[15-8]								

FLSHECC (0xA024) Flash ECC Accelerator Register R/W

	7	6	5	4	3	2	1	0		
RD		ECC[7-0]								
WR		DATA[7-0]								

FLSHECC aids the calculation of ECC value of an arbitrary 8-bit data. The data is written to FLSHECC, and its corresponding ECC value can be read out from ECC.

ISPCLKF (0xA026) Flash Command Clock Scaler R/W (0x25) TB Protected

	7	6	5	4	3	2	1	0			
RD		ISPCLKF[7-0]									
WR		ISPCLKF[7-0]									

ISPCLKF[7-0] configures the clock time base for generation of Flash erase and write timing. ISPCLK = SYSCLK*(ISPCLKF[7-0]+1)/256. For correct timing, ISPCLK should be set to approximately at 2MHz.

The e-Flash has protection segment size of 1024 x 16. Each protection segment zone includes two Flash pages (also referred as Sector). For IS31CS8979, there are 64 segments at total 64K x 16. Each segment (or called zone) is separately protected by corresponding two bits, PRT and PPT. PRT default after reset is 0 and PPT is 1, where 0

means protected, and 1 means unprotected. Both bits need to be 1 for modification and erasure. PPT (permanent) can be written 0 only and once written 0, it stays 0 until reset. The protection mechanism is the same for IFB0 and IFB1.

FLSHPRT0 (0xA030) Flash Zone Protection Register 0 R/W (0x00) TB Protected

	7	7 6 5 4 3 2 1 0									
RD		FLSHPRT[7-0]									
WR		FLSHPRT[7-0]									
LSHPF	FLSHPRT1 (0xA031) Flash Zone Protection Register 1 R/W (0x00) TB Protected										
	7 6 5 4 3 2 1 0										
	7	-	5	4	3	2	1	0			
RD	7	-	5	4	3 RT[15-8]	2	1	0			

FLSHPRT2 (0xA032) Flash Zone Protection Register 2 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0			
RD		FLSHPRT[23-16]									
WR		FLSHPRT[23-16]									

FLSHPRT3 (0xA033) Flash Zone Protection Register 3 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD		FLSHPRT[31-24]								
WR		FLSHPRT[31-24]								

FLSHPRT4 (0xA034) Flash Zone Protection Register 4 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD		FLSHPRT[39-32]								
WR		FLSHPRT[39-32]								

FLSHPRT5 (0xA035) Flash Zone Protection Register 5 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0			
RD		FLSHPRT[47-40]									
WR		FLSHPRT[47-40]									

FLSHPRT6 (0xA036) Flash Zone Protection Register 6 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD		FLSHPRT[55-48]								
WR		FLSHPRT[55-48]								

FLSHPRT7 (0xA037) Flash Zone Protection Register 7 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD	FLSHPRT[63-56]								
WR	FLSHPRT[63-56]								

FLSHPPT0 (0xA0C0) Flash Zone Protection Permanent Register 0 R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0	
RD	FLSHPPT[7-0]								
WR	FLSHPPT[7-0]								

LUMISSIL

	C2031:									
FLSHPF	. ,			ermanent Re	-					
	7	6	5	4	3	2	1	0		
RD	FLSHPPT[15-8]									
WR	FLSHPPT[15-8]									
LSHPF	T2 (0xA0C2)	Flash Zone	Protection P	ermanent Re	gister 2 R/W	(0xFF) TB P	rotected			
	7	6	5	4	3	2	1	0		
RD	FLSHPPT[23-16]									
WR				FLSHPP	T[23-16]					
LSHPF	PT3 (0xA0C3)	Flash Zone	Protection P	ermanent Re	gister 3 R/W	(0xFF) TB P	rotected			
	7	6	5	4	3	2	1	0		
RD				FLSHPP	T[31-24]		•	•		
WR				FLSHPP	T[31-24]					
LSHPF	PT4 (0xA0C4)	Flash Zone	Protection P	ermanent Re	aister 4 R/W	0xFF) TB Pr	otected			
	7	6	5	4	3	2	1	0		
RD				FLSHPP	T[39-32]					
WR				FLSHPP	T[39-32]					
ISHPP		Flash Zone F	Protection Per	manent Regis	ster 5 R/W (0)	(FF) TR Prote	octed			
Lorni	7	6	5	4	3	2	1	0		
RD		-	_	FLSHPP	T[47-40]					
WR	FLSHPPT[47-40]									
		Elash Zono	Protection P	Permanent Re			rotactad			
LOHFF	7	6	5		3	2	1	0		
RD	•	Ū	Ū	-		-	•	Ū		
WR	FLSHPPT[55-48] FLSHPPT[55-48]									
LSHPP				Permanent Re				0		
	7	6	5	4	3	2	1	0		
RD				FLSHPP	• •					
WR				FLSHPP						
LSHPT	I (0xA0C8) F			ster R/W (0b)						
		C	5	4	3	2	1	0		
	7	6						IFBPRT		
RD	7	-	IFBPPT1	IFBPPT0	-	-	IFBPRT1			
RD WR	7 - -	- -	IFBPPT1 IFBPPT1	IFBPPT0 IFBPPT0	-	-	IFBPRT1 IFBPRT1			
WR	-	-	IFBPPT1		- - gister R/W (0	- - x00) TB Prot	IFBPRT1	IFBPRT		
WR	-	-	IFBPPT1	IFBPPT0	- - gister R/W (0 3	- - 0x00) TB Prot 2	IFBPRT1			
WR	- - RTC (0xA027)	- -) Flash Contr	IFBPPT1 roller Code P	IFBPPT0		-	IFBPRT1	IFBPRT		

This register further protects the code space (0x0000 - 0xFFFF). The protection is on after any reset. Software writes "55" into this register to turn off protection. However, protection is maintained until a wait time (approximately 300msec) has expired. The 300msec delay prevents any false action due to power or interfaces transient. Any write value other than "55" will turn on the protection immediately. STAT indicates the protection status. STAT=1 indicates the protection is off, and STAT=0 indicates the protection is on.



FLSHVDD (0xA015) Flash VDD Switch Control Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	-							
WR	FLSHVDD[7-0]							

FLSHVDD is used to control the supply voltage to the e-Flash during sleep mode. Writing FLSHVDD with 0x55 will set SLEEPSW to 1. If SLEEPSW=1, the power supply to the e-Flash is turned off during sleep mode. The default for SLEEPSW is 0, so the e-Flash supply is always on.



11. <u>I²C Slave Controller 2 (I2CS2)</u>

The I²C Slave Controller 2 has dual functions – as a debug port for communication with the host or as a regular I²C slave port. Both functions can coexist. I²C Slave 2 controller also supports the clock stretching functions.

The debug accessed by the host is through I²C slave address defined by SI2CSDBGID register and enabled by DBGSI2C2EN=1. When I2CS2 received this matched address, a DBG interrupt is generated. This is described in the Debug and ISP sections. If DBGSI2C2EN=0, then I2CS2 functions as a regular I²C slave. The address of the slave is set by I2CSADR2 register. The MSB in I2CSADR2 is the enable bit for the I²C slave controller and I2CSADR2[6-0] specifies the actual slave address.

In receive mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data bit on SDA line is shifted into the receive buffer. The RCBI interrupt is generated whenever a complete byte is received and is ready to be read from I2CSDAT2. If the software does not respond to RCBI interrupt in time (i.e., RCBI is not cleared) for any reason, and a new byte is received, the controller either forces a NACK response on I²C (if CLKSTREN bit is not set) or by pulling and holding SDA low (if CLKSTREN bit is set) to stretch the SCL low duration to force the master into a wait state. In clock stretching mode, SCL is released when the software responds to RCBI interrupt and clears RCBI flag.

In transmit mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data preloaded in the transmit data register through I2CSDAT2 is transferred to the transmit shift register and is serially shifted out onto the SDA line. When this occurs, the controller generates a TXBI interrupt to inform the software that a new byte can be written into I2CSDAT2. When the shift register is empty and ready for the next transmit, the slave controller checks if the new byte is written to the I2CSDAT2. If TXBI is not cleared, it indicates a lack of new data and the slave controller holds the SCL line low to stretch the current clock cycle if CLKSTREN is set. If the clock stretching is not enabled, the slave controller takes the old byte into the shift register and replies with NACK, thus causing data corruption. On the other hand, if the master returns the NACK after the byte transfer, this indicates the end of data to the I²C slave. In this case, the I²C slave releases the data line to allow the master to generate a STOP or REPEAT START.

The I²C slave controller also implements the input noise spike filter, and this is enabled by INFILEN bit in the I2CSCON2 register. The filter is implemented using a digital circuit. When INFILEN is set, the spikes less than 1/2 SYSCLK period on the input of SDA and SCL lines are filtered out. If INFILEN is low, no input filtering is done. The following registers are related to I²C Slave Controller. I²C slave controller also uses SYSCLK to sample the SCL and SDA signals, and therefore the maximum allowable I²C bus speed is limited to SYSCLK/8 with conforming data setup and hold time. If setup and hold time cannot be guaranteed, then it is recommended the bus speed is limited to 1/40 SYSCLK.

2CSCON2 (0xDB) 12CS2 Configuration Register R/W (0x00)											
	7	6	5	4	3	2	1	0			
RD	-	-	-	START	-	-	-	XMT			
WR	I2CSRST	EADDRMI	ESTOPI	ERPSTARTI	ETXBI	ERCBI	CLKSTREN	INFILEN			
12	CSRST	I ² C Slave Reset bit Setting this bit causes the Slave Controller to reset all internal state machines. Clear this bit for normal operations. Setting this bit clears the I2CSADR2 (I ² C slave address x).									
E	ADDRMI	ADDRMI Interrupt Enable bit Set this bit to set ADDRMI interrupt as the I ² C slave interrupt. This interrupt is generated when I ² C slave receives a matched address.									
E	STOPI	STOPI Interrupt Enable bit Set this bit to set STOPI interrupt as the I ² C slave interrupt.									
El	RPSTARTI			rupt Enable B RPTSTARTI ii		e I ² C slave int	terrupt.				
E	ТХВІ	TXBI interi	•	able bit. Set th	his bit to allow	TXBI interru	ot as the I ² C s	lave			
El	RCBI		•	able bit. Set tl	his bit to allow	RCBI interru	pt as the I ² C s	slave			
C	LKSTREN	interrupt. Clock Stretching Enable bit. Set to enable the clock stretching function of the slave controller. Clock stretching is an optional feature defined in the I ² C specification. If the clock stretching option is enabled (for slave I ² C), the data written into transmit buffer is shifted out only after the occurrence of clock stretching, and the data cannot									

I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)



	be loaded to transmit shift register. The programmer must write the same data again to the transmit buffer.
INFILEN	Input Noise Filter Enable bit
	Set this bit to enable the input noise filter of SDA and SCL lines. When the filter is
	enabled, it filters out the spike of less than 50nsec.
XMT	This bit is set by the controller when the I ² C slave is in transmit operation. It is cleared when the I ² C slave controller is in receive operation.

I2CSST2 (0xDC) I2CS2 Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	FIRSTBT	ADDRMI	STOPI	RPSTARTI	TXBI	RCBI	START	NACK		
WR	DADDR	ADDRMI	STOPI	RPSTARTI	HOLDT[3]	HOLDT[2]	HOLDT[1]	HOLDT[0]		
	RSTBT ADDR	the a The Dout If DA	This bit is set to indicate the data in the data register as the first byte received after the address match. This bit is cleared after the first byte of the transaction is read. The bit is read-only and generated by the slave controller. Double Address Enable If DADDR=1, the LSB bit of the address register is ignored. This allows receiving two							
AI	DDRMI	Slave This I2CS	consecutive slave addresses, for example, 0x1010000 and 0x1010001. Slave Address Match Interrupt Flag bit This bit is set when the received address matches the address defined in I2CSADR2. If ADDRMI is set, this generates an interrupt. This bit must be cleared by software.							
S	ΤΟΡΙ	Stop This	Condition Int bit is set whe	terrupt Flag bi on the slave co t must be clea	ontroller detec		ondition on the	e SCL and		
RI	PTSARTI	This	Repeat Start Condition Interrupt Flag bit This bit is set when the slave controller detects a REPEAT START condition on the SCL and SDA lines. This bit must be cleared by software.							
τX	XBI	This		iterrupt Flag in the slave co s bit is cleared						
R	CBI	This	bit is set whe	nterrupt Flag b in the slave co ng. This bit is	ontroller puts r					
S	TART	Start This SDA by th	Condition bit is set whe lines. This bi e address ma	en the slave co t is not very u atch interrupt.	ontroller detec seful as the s	ts a START c tart of the trar	condition on th	ne SCL and be indicated		
N	ACK	detected. NACK Condition This bit is set when the host responds with NACK in the byte transaction. This bit is only meaningful for slave-transmit operations. Please note: If the master returns with NACK on the byte transaction, the slave does not upload new data into the shift register. And the slave transmits the old data again as the next transfer, and this re- transmission continues if NACK is repeated until the transmission is successful and returned with ACK. This bit is cleared when a new ACK is detected or it can be cleared by software.						r returns with the shift and this re- ccessful and		
H	OLDT[3-0]	Thes I²C s "SYS	e four bits de pecification re SCLK cycle*(H	fine the hold equires for mi HOLDT[3:0]+3 K is 20MHz, th	nimum of 300 3) \geq 300nsec	nsec hold tim hold time" eq	e, so the con uation must b	dition of		

I2CSADR2 (0xDD) I2CS2 Slave Address 1 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	XMT		I2CADDR[6-0]							
WR	I2CSEN		SADDR2[6-0]							
XI	МТ	This bit is set by the hardware when I^2C slave is in transmit operation. It is 0 when the I^2C slave is in receiving operation.								



I2CSEN SADDR2[6-0]

I2CADDR[6-0]

Set this bit to enable the I²C slave controller. 7-bit Slave Address When written, SADDR2[6-0] stores the slave address of the slave. When read, I2CADDR[6-0] holds the slave address of the received slave address. Software can use this to determine the address if the double address is enabled.

I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		I ² C Slave Receive Data Register								
WR		I ² C Slave Transmit Data Register								

I2CSADR2A (0xDF) I2CS2 Slave Address 2 Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	I2CS2AEN		-								
WR	I2CS2AEN		SADDR2A[6-0]								
	CS2AEN ADDR2A[6-0]		Set this bit to enable the I ² C slave SADDR2A match. 7-bit Slave Address								

When written, SADDR2A[6-0] stores the 2nd slave address of the slave.



12. EUART1 with Enhanced Function of UART1

LIN-capable 16550-like EUART1 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle the high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART1 also has a dedicated 16-bit Baud Rate generator and thus provides an accurate baud rate under a wide range of system clock frequencies

	7	6	5	4	3	2	1	0		
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP		
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP		
E	UARTEN B	Set t FIFC Stop	Transmit and Receive Enable bit Set to enable EUART2 transmit and receive functions: Transmit messages in the TX FIFO and store received messages in the RX FIFO. Stop Bit Control Set to enable 2 Stop bits, and clear to enable 1 Stop bit.							
V	/LS[1-0]	The enab 00 - 01 - 10 -	The number of bits of a data byte. This does not include the parity bit when parity is enabled. 00 - 5 bits 01 - 6 bits 10 - 7 bits 11 - 8 bits							
В	REAK	Set t low f BRK Whe com At co Soft	 Start Sending BREAK and followed by SYNC byte. Set to initiate a break condition on the UART interface by holding UART output at low for the duration of BRKLEN, and then followed by a SYNC byte (if BRKSYNC=1). When read, 1 indicates it is still ongoing. It is self-cleared by hardware when completed. At completion, it also generates a EUART1 interrupt. Software can start putting data into TX FIFO. The data will start transmission after 							
-	P E/PERR	Odd/ Parit Set t	the SYNC byte is transmitted. Odd/Even Parity Control Bit Parity Enable / Parity Error status Set to enable parity and clear to disable parity checking functions. If read, PERR=1 indicates a parity error in the current data of RX FIFO.							
S	Р	Parit	y Set Control	Bit	always trans					

SCON1 (0xB1) EUART1 Configuration Register R/W (0x00)

SCON1X (0xB2) EUART1 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RXST	BERR	BECLRX	BECLRR	LBKEN	BERIE	-	TXPOL
WR	-	BERR	BECLRX	BECLRR	LBKEN	BERIE	CLRFIFO	TXPOL
	XST	Receive Status RXST is controlled by hardware. RXST is set by hardware when a START bit is detected. It is cleared when the STOP condition is detected. Bit Error Flag BITERR is set by hardware when the received bit does not match with transmit bit, BERIE=1, and then this error generates an interrupt. BITERR must be cleared by software.						
В	ECLRX	lf BE		dware immed	Enable diately disable BITERR is se			clears TX
В	ECLRR	Bit Error Force Clear RECEIVE Enable If BECLRX=1, hardware immediately disables current reception and clears RX s machines and FIFO when BITERR is set by hardware.					ars RX state	
LE	BKEN		le EUART Lo		•			



	When LBKEN=1, EUART1 enters into loopback mode, with its TX output connected to RX input. When in loopback mode, the corresponding MFCFG bit must be cleared to prevent the TX pin output.						
BERIE	Bit Error Interrupt Enable (1:Enable / 0:Disable)						
CLRFIFO	Set to clear transmit/receive FIFO pointer and state machine. CLRFIFO bit is auto- cleared by hardware.						
TXPOL	EUART output polarity						
SFIFO1 (0xB3) EUART1 FIFO Status/Control Register R/W (0x00)							

	7	6	5	4	3	2	1	0		
RD		RFL	[3-0]			TFL	[3-0]			
WR		RFL	F[3-0]			TFLT	[3-0]			
	=L[3-0] =LT[3-0]	byte Rece	count.	ger threshold	. This is write	y and indicates				
			RFLT[3-0]		Description					
			0000		RX FIFO trigger level = 0					
			0001		RX FI	O trigger leve	el = 1			
			0010		RX FI	O trigger leve	el = 2			
			0011		RX FI	O trigger leve	el = 3			
			0100		RX FI	O trigger leve	el = 4			
			0101		RX FI	O trigger leve	el = 5			
			0110		RX FI	O trigger leve	el = 6			
			0111		RX FIFO trigger level = 7					
			1000		RX FI	O trigger leve	el = 8			
			1001		RX FIFO trigger level = 9					
			1010		RX FIF	O trigger leve	= 10			
			1011		RX FIFO trigger level = 11					
			1100		RX FIFO trigger level = 12					
			1101		RX FIFO trigger level = 13					
			1110		RX FIFO trigger level = 14					
			1111	Rese	t Receive Sta	te Machine an	and Clear RX FIFO			
	FL[3-0] FLT[3-0]	FIFC Tran) byte count. smit FIFO tric n TFL[3-0] is l	gger threshold	d. This is write .T[3-0].	y and indicate				
			TFLT[3-0]			Description				
			0000	Rese	t Transmit Sta	te Machine ar	nd Clear TX	FIFO		
			0001		TX FIF	O trigger leve	el = 1			
			0010		TX FIF	O trigger leve	el = 2			
			0011		TX FIF	O trigger leve	el = 3			
			0100		TX FIF	O trigger leve	el = 4			
			0101		TX FIF	O trigger leve	el = 5			
			0110		TX FIF	O trigger leve	el = 6			
			0111		TX FIF	O trigger leve	el = 7			
			1000		TX FIF	O trigger leve	el = 8			

TFLT[3-0]	Description
1001	TX FIFO trigger level = 9
1010	TX FIFO trigger level = 10
1011	TX FIFO trigger level = 11
1100	TX FIFO trigger level = 12
1101	TX FIFO trigger level = 13
1110	TX FIFO trigger level = 14
1111	TX FIFO trigger level = 15

SINT1 (0xB4) EUART1 Interrupt Status/Enable Register R/W (0x00)

7	6	5	4	3	2	1	0			
				RFU			TI			
INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN			
ITEN		Interrupt Enable bit. Write only								
/		Set to enable EUART1 interrupt. Clear to disable interrupt. The default is 0.								
RA/TRAEN							achold Muite			
			rupt. The hug	is automation	iny oleared wi					
DA/RDAEN	Rece	eive FIFO is r	eady to be rea	ad.						
		longer than RFLT * 16 * Baud Rate. This is to inform the software that there are still								
		•								
		disabled simultaneously)								
FO/RFOEN		Receive FIFO Overflow Enable bit								
		This bit is set when the overflow condition of receive FIFO occurs. Write "1" to								
		enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is								
FU/RFUEN										
		This bit is set when the underflow condition of receive FIFO occurs. Write "1" to								
		enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is								
		disabled simultaneously.), or by FIFO reset action.								
FO/TFOEN					tronomit EIEC) occure \//rit	o "1" to			
		disabled simultaneously.), or by FIFO reset action.								
ERR/FERREN		•								
		This bit is set when a framing error occurs as the byte is received. Write "1" to								
/TIEN				Interrupt Enal	ble bit					
	This	This bit is set when all messages in the TX FIFO are transmitted and thus the TX								
		FIFO becomes empty. Write "1" to enable interrupt. The flag must be cleared by								
	writir	ng "0" to the b	oit (The interru	ipt is disabled	simultaneous	siy.).				
	7 INTEN INTEN ITEN RA/TRAEN DA/RDAEN DA/RDAEN FO/RFOEN FU/RFUEN FO/TFOEN ERR/FERREN	INTEN TRA INTEN TRAEN ITEN Inter Set t RA/TRAEN Tran This "1" to abse DA/RDAEN Rece This "1" to longe rema The disat FO/RFOEN Rece This enab disat FU/RFUEN Rece This enab disat FO/TFOEN Tran This enab disat FO/TFOEN Fram This enab disat FO/TFOEN Fram This enab disat FO/TFOEN Fram This enab disat FO/TFOEN Fram This enab disat FIFO	INTENTRARDAINTENTRAENRDAENITENInterrupt Enable b Set to enable EUARA/TRAENTransmit FIFO is in This bit is set whe "1" to enable inter absent.DA/RDAENReceive FIFO is read This bit is set by h "1" to enable inter longer than RFLT remaining unread The flag is cleared disabled simultanceFO/RFOENReceive FIFO Over This bit is set whe enable interrupt. T disabled simultanceFU/RFUENReceive FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFO/TFOENTransmit FIFO Over This bit is set whe enable interrupt. T disabled simultanceFIR/FERRENFraming Error Ena This bit is set whe enable interrupt. T disabled simultance This bit is set whe enable interrupt. TFIFO becomes endFIFO becomes end	INTENTRARDARFOINTENTRAENRDAENRFOENITENInterrupt Enable bit. Write only Set to enable EUART1 interrup Transmit FIFO is ready to be fil This bit is set when transmit FIF "1" to enable interrupt. The flag absent.DA/RDAENReceive FIFO is ready to be rea This bit is set by hardware whe "1" to enable interrupt. RDA will longer than RFLT * 16 * Baud F remaining unread received byte The flag is cleared when RFL < disabled simultaneously)FO/RFOENReceive FIFO Overflow Enable Dis bit is set when the overflow enable interrupt. The flag can b disabled simultaneously.), or by FU/RFUENFU/RFUENReceive FIFO Underflow Enable This bit is set when the underflow enable interrupt. The flag can b disabled simultaneously.), or by FO/TFOENFO/TFOENTransmit FIFO Overflow Interru This bit is set when the underflow enable interrupt. The flag can b disabled simultaneously.), or by fo/TFOENFO/TFOENTransmit FIFO Overflow Interru This bit is set when the overflow enable interrupt. The flag can b disabled simultaneously.), or by for this bit is set when the overflow enable interrupt. The flag can b disabled simultaneously.), or by for this bit is set when a framing e enable interrupt. The flag must disabled simultaneously.)./TIENTransmit Message Completion This bit is set when all message 	INTENTRARDARFORFUINTENTRAENRDAENRFOENRFUENINTENTRAENRDAENRFOENRFUENITENInterrupt Enable bit. Write only Set to enable EUART1 interrupt. Clear to dis Transmit FIFO is ready to be filled. This bit is set when transmit FIFO has been of "1" to enable interrupt. The flag is automatica absent.DA/RDAENReceive FIFO is ready to be read. This bit is set by hardware when received FIF "1" to enable interrupt. RDA will also be set w longer than RFLT * 16 * Baud Rate. This is to remaining unread received bytes in the FIFO The flag is cleared when RFL < RFLT and will disabled simultaneously)FO/RFOENReceive FIFO Overflow Enable bit This bit is set when the overflow condition of enable interrupt. The flag can be cleared by disabled simultaneously.), or by FIFO reset a Transmit FIFO Overflow Interrupt Enable bit This bit is set when the underflow condition of enable interrupt. The flag can be cleared by disabled simultaneously.), or by FIFO reset a Transmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of enable interrupt. The flag can be cleared by disabled simultaneously.), or by FIFO reset a Transmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of enable interrupt. The flag can be cleared by disabled simultaneously.), or by FIFO reset a Transmit FIFO Enable bit This bit is set when a framing error occurs as enable interrupt. The flag must be cleared by disabled simultaneously.)./TIENTransmit Message Completion Interrupt Enal This bit is set when a li messages in the TX F FIFO becomes empty. Write "1" to enable inter To enable inter This bit is set when all message	INTENTRARDARFORFUTFOINTENTRAENRDAENRFOENRFUENTFOENINTENInterrupt Enable bit. Write only Set to enable EUART1 interrupt. Clear to disable interrupt.RA/TRAENTransmit FIFO is ready to be filled. This bit is set when transmit FIFO has been emptied below "1" to enable interrupt. The flag is automatically cleared wf absent.DA/RDAENReceive FIFO is ready to be read. This bit is set by hardware when received FIFO exceeds tf "1" to enable interrupt. RDA will also be set when RFL < R longer than RFLT * 16 * Baud Rate. This is to inform the s remaining unread received bytes in the FIFO. The flag is cleared when RFL < RFLT and writing "0" to the disabled simultaneously)FO/RFOENReceive FIFO Overflow Enable bit This bit is set when the overflow condition of receive FIFO enable interrupt. The flag can be cleared by writing "0" to t disabled simultaneously.), or by FIFO reset action.FU/RFUENReceive FIFO Underflow Enable bit This bit is set when the overflow condition of receive FIFO enable interrupt. The flag can be cleared by writing "0" to t disabled simultaneously.), or by FIFO reset action.FO/TFOENTransmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of transmit FIFO enable interrupt. The flag can be cleared by writing "0" to t disabled simultaneously.), or by FIFO reset action.FO/TFOENTransmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of transmit FIFO enable interrupt. The flag must be cleared by writing "0" to t disabled simultaneously.), or by FIFO reset action.FO/TFOENTransmit FIFO Overflow Interrupt Enable bit This bit is set	INTENTRARDARFORFUTFOFERRINTENTRAENRDAENRFOENRFUENTFOENFERRENITENInterrupt Enable bit. Write onlySet to enable EUART1 interrupt. Clear to disable interrupt. The default iRA/TRAENTransmit FIFO is ready to be filled.This bit is set when transmit FIFO has been emptied below the FIFO thr "1" to enable interrupt. The flag is automatically cleared when the condit absent.DA/RDAENReceive FIFO is ready to be read. This bit is set by hardware when received FIFO exceeds the FIFO thres "1" to enable interrupt. RDA will also be set when RFL < RFLT for bus ic longer than RFL * 16 * Baud Rate. This is to inform the software that th remaining unread received bytes in the FIFO. The flag is cleared when RFL < RFLT and writing "0" to the bit (the inter disabled simultaneously)FO/RFOENReceive FIFO Overflow Enable bit This bit is set when the overflow condition of receive FIFO occurs. Write enable interrupt. The flag can be cleared by writing "0" to the bit (The int disabled simultaneously.), or by FIFO reset action.FU/RFUENReceive FIFO Underflow Interrupt Enable bit This bit is set when the undeflow condition of receive FIFO occurs. Write enable interrupt. The flag can be cleared by writing "0" to the bit (The int disabled simultaneously.), or by FIFO reset action.FO/TFOENTransmit FIFO Overflow Interrupt Enable bit This bit is set when the overflow condition of receive FIFO occurs. Write enable interrupt. The flag can be cleared by writing "0" to the bit (The int disabled simultaneously.), or by FIFO reset action.FO/TFOENTransmit FIFO Overflow Interrupt Enable bitThis bit is set when a framing error occur			

SBUF1 (0xB5) EUART1 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		EUART1 Receive Data Register								
WR		EUART1 Transmit Data Register								

This register is the virtual data buffer register for both receiving and transmitting FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.



			. De aleter l		(000)					
BR1L	(0xB6) EUAR 7	11 Baud Rat	e Register L 5	ow byte R/W	(0x00) 3	2	1	0		
RD		U	•	-	1[7:0]	L	•	Ŭ		
WR					1[7-0]					
SBR1H	(0xB7) EUAR			1				_		
	7	6	5	4	3	2	1	0		
RD		SBR1[15-8]								
WR		SBR1[15-8]								
S	BR1[15-0]		Baud Rate Se	•						
			D RATE = S	•	/					
SBRK1	(0xC1) EUAR			-	1					
	7	6	5	4	3	2	1	0		
RD	BRKIEN	-	RCVS	PL[1-0]	BRKF	BRKSYNC	BRKLI	EN[1-0]		
WR	BRKIEN	-		PL[1-0]	BRKF	BRKSYNC	BRKLI	EN[1-0]		
B	RKIEN		AK Completio							
R	CVSPL[1-0]	Adju: 00 = 01 = 10 =	st Receive Sa 50% 62.5% 69%			BRK/SYNC tra	ansmission is	Complete		
В	RKF	BRK	AK Completio	rdware when	BRK/SYNC 1	transmission c	ompletes. It r	nust be		
BRKSYNC		Senc If BR	Send SYNC after Break If BRKSYNC=0, only the Break field is sent. If BRKSYNC=1, a SYNC byte is also sent after the Break field.							
В	RKLEN[1-0]	BRE 00 = 01 = 10 =	BREAK Length Setting 00 = 13 BT 01 = 14 BT 10 = 15 BT 11 = 16 BT							



13. EUART2 with LIN Controller

LIN-capable 16550-like EUART2 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO is 15 bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle a high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART2 has a dedicated 16-bit Baud Rate generator and thus provides an accurate baud rate under a wide range of system clock frequencies. The EUART2 also provides LIN extensions that incorporate message handling and baud-rate synchronization. The block diagram of EUART2 is shown in the following.




Figure 13-1 EUART2 with LIN Controller block diagram

The following registers are used for configurations of EUART2.

SCON2 (0xC2) UART2 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP		
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP		
	EUARTEN Transmit and Receive Enable bit Set to enable EUART2 transmit and receive functions: Transmit messages in the TX FIFO and store received messages in the RX FIFO. SB Stop Bit Control									
W	Set to enable 2 Stop bits, and clear to enable 1 Stop bit.WLS[1-0]The number of bits of a data byte. This does not include the parity bit when parity enabled.							nen parity is		



	00 - 5 bits
	01 - 6 bits
	10 - 7 bits
	11 - 8 bits
BREAK	Break Condition Control Bit
	Set to initiate a break condition on the UART interface by holding UART output at
	low until BREAK bit is cleared.
OP	Odd/Even Parity Control Bit
PE/PERR	Parity Enable / Parity Error status
	Set to enable parity and clear to disable parity checking functions. If read, PERR=1
	indicates a parity error in the current data of RX FIFO.
SP	Parity Set Control Bit
	When SP is set, the parity bit is always transmitted as 1.

SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		RFL	[3-0]			TFL	[3-0]		
WR		RFLT	[3-0]			TFLT	[3-0]		
RI	FL[3-0]		ent Receive F count.	IFO level. Th	is is read only	and indicates	s the current	receive FIFO	
RI	FLT[3-0]	Rece			This is write- RFLT[3-0].	only. RDA inte	errupt will be	generated	
			RFLT[3-0]		C	escription			
			0000		RX FIF	O trigger level	= 0		
			0001		RX FIF	O trigger level	= 1		
			0010		RX FIF	O trigger level	= 2		
			0011		RX FIF	O trigger level	= 3		
			0100		RX FIF	O trigger level	= 4		
			0101		RX FIF	O trigger level	= 5		
			0110						
			0111		RX FIF	O trigger level	= 7		
		1000 RX FIFO trig				O trigger level	= 8		
			1001	RX FIFO trigger level = 9					
			1010		RX FIFC	IFO trigger level = 10			
			1011		RX FIFC	D trigger level = 11			
			1100		RX FIFC	D trigger level	= 12		
			1101		RX FIFC	D trigger level	= 13		
			1110		RX FIFC	D trigger level	= 14		
			1111	Reset	Receive State	e Machine and	d Clear RX Fl	FO	
TF	FL[3-0]		ent Transmit I) byte count.	FIFO level. TI	nis is read-onl	y and indicate	es the current	transmit	
TF	FLT[3-0]		smit FIFO trig n TFL[3-0] is I		l. This is write T[3-0].	-only. TRA int	errupt will be	generated	
			TFLT[3-0]		C	escription			
			0000	Reset Transmit State Machine and Clear TX FIFO					
			0001	TX FIFO trigger level = 1					
			0010	TX FIFO trigger level = 2					
			0011	TX FIFO trigger level = 3					
			0100		TX FIF	O trigger level	= 4		



TFLT[3-0]	Description
0101	TX FIFO trigger level = 5
0110	TX FIFO trigger level = 6
0111	TX FIFO trigger level = 7
1000	TX FIFO trigger level = 8
1001	TX FIFO trigger level = 9
1010	TX FIFO trigger level = 10
1011	TX FIFO trigger level = 11
1100	TX FIFO trigger level = 12
1101	TX FIFO trigger level = 13
1110	TX FIFO trigger level = 14
1111	TX FIFO trigger level = 15

Receive and transmit FIFO can be reset by clear FIFO operation. This is done by setting BR[15-0]=0 and EUARTEN=0. This also clears RFO, RFU, and TFO interrupt flags without writing the interrupt register. The LIN counter LCNTR is also cleared.

SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI				
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN				
IN	TEN	Interi	upt Enable b	it. Write only								
			Set to enable UART2 interrupt. Clear to disable interrupt. Default is 0.									
TF	RA/TRAEN			eady to be fill								
								eshold. Write				
		abse		rupt. The flag	is automatica	lly cleared wr	nen the condit	ion is				
PI	DA/RDAEN			eady to be rea	he							
						- O exceeds th	ne FIFO thres	hold Write				
							FLT for bus ic					
			longer than RFLT * 16 * Baud Rate. This is to inform the software that there are still remaining unread received bytes in the FIFO.									
			•		RFLT and wi	iting "0" to the	e bit (The inte	rrupt is				
_			disabled simultaneously.)									
RI	FO/RFOEN		Receive FIFO Overflow Enable bit									
			This bit is set when the overflow condition of receive FIFO occurs. Write "1" to									
			enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is									
RI	FU/RFUEN		disabled simultaneously.), or by FIFO reset action. Receive FIFO Underflow Enable bit									
	ON OLIV		This bit is set when the underflow condition of receive FIFO occurs. Write "1" to									
			enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is									
			disabled simultaneously.), or by FIFO reset action.									
TF	O/TFOEN			erflow Interru								
							occurs. Write					
							he bit (The inf	errupt is				
	ERR/FERREN		ing Error Ena		FIFO reset a	ction.						
FE			•		rror occure as	the byte is re	eceived. Write	"1" to				
							the bit (The i					
			led simultane									
ΤI	/TIEN			• /	Interrupt Enal	ole bit						
							mitted and the					
			FIFO becomes empty. Write "1" to enable interrupt. The flag must be cleared by									
		writir	ig "0" to the b	it (The interru	pt is disabled	simultaneous	sly.).					



SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		EUART2 Receive Data Register							
WR		EUART2 Transmit Data Register							

This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.

EUART2 can be configured to add LIN capability. The major enhancement of LIN includes master/slave configurations, auto baud-rate synchronization, and frame-based protocol with a header. Under LIN extension mode, all EUART2 registers and functions are still effective and operational. LIN is a single-wire bus and it requires external components to combine RX and TX signals externally. LIN is frame-based and consists of message protocols with master/slave configurations. The following diagram shows the basic composition of a header message sent by the master. It starts with BREAK, the SYNC byte, ID bytes, DATA bytes, and CRC bytes.




Figure 13-2 LIN frame structure

A LIN frame structure is shown and the frame time matches the number of bits sent and has a fixed timing.




Figure 13-3 LIN frame timing

LIN bus protocol is based on frame. Each frame is partitioned into several parts as shown above. For the LIN master to initiate a frame, the software follows the following procedures:

Initiate a SBK command. (SW needs to check if the bus is in an idle state, and if there is no pending transmit data).

Write "55" into TFIFO.

Write "PID" into TFIFO.

Wait for SBK to complete interrupts and then write the following transmit data if applicable. (This is optional.)

The following diagram shows the Finite State Machine (FSM) of the LIN extension and is followed by registers within EUART2.






Figure 13-4 Finite State Machine of the LIN extension

LINCTRL (0xA090) LIN Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]	
WR	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]	

LINEN

LIN Enable (1: Enable / 0: Disable)

LIN header detection / transmission is functional when LINEN = 1.

% Before enabling LIN functions, the EUART2 registers must be set correctly : 0xB0 is recommended for SCON2.



MASEN	Master Enable bit (1: Master / 0: Slave) LIN operating mode selection. This bit is changeable only when LINEN = 0 (must clear LINEN before changing MASEN).
ASU	Auto-Sync Update Enable (1: Enable / 0: Disable), Write Only
	If ASU is 1, the LIN controller will automatically overwrite BR[15-0] with SBR[15-0] and issue an ASUI interrupt when receiving a valid SYNC field.
	If ASU is 0, the LIN controller will only notice the synchronized baud rate in SBR[15- 0] by issuing an RSI interrupt.
	ASU should not be set under UART mode. ASU capability is based on the message containing the BREAK and SYNC fields in the beginning.
	When ASU=1, the auto-sync update is performed on every receiving frame, and is updated frame by frame.
	When ASU is set to 1, LININTEN[SYNCMD] should also be set to 1.
MASU	Message Auto Sync Update Enable
	MASU is meaningful only if ASU=0. MASU=1 will enable the auto-sync update on the next received frame only. It is self-cleared when the sync update is completed. The software must set MASU again if another auto-sync operation is desired. When MASU is set to 1, LININTEN[SYNCMD] should also be set to 1.
SBK	If MASEN=1, Send Break (1: Send / 0: No send request) LINEN and MASEN should be set before setting SBK. When LINEN and MASEN are both 1, set SBK to send a bit sequence of 13+BL[2:0] consecutive dominant bits and 1 recessive bit (Break Delimiter). Once SBK is set, this bit represents the "Send Break" status and CANNOT be cleared by writing to "0"; instead, clearing LINEN cancels the "Send Break" action. In normal cases, SBK is cleared automatically when the transmission of Break Delimiter is completed.
BL[2:0]	Break Length Setting Break Length = 13 + BL[2:0]. Default BL[2:0] is 3'b000.

LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)

	7	6	5	4	3	2	1	0
RD	LCNTR15-8]							
WR				LINTM	R[15-8]			

LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF)

	7	6	5	4	3	2	1	0
RD	LCNTR[7-0]							
WR				LINTM	IR[7-0]			

LCNTR[15-0] is read-only and is an internal 16-bit counter clocked by the baud rate clock. LINTMR[15-0] is writeonly and is the timer limit for LCNTR[15-0]. If MASEN=1 as LIN master mode, this timer is used to generate the Frame time base. The internal counter LCNTR[15-0] is cleared whenever a "SEND BREAK" command is executed, and when the counter reaches LINTMR [15-0] (LCNTR[15-0] >= LINTMR[15-0]), an LCNTRO interrupt is generated. Hence the software can write a Frame Time value into LINTMR and use interrupts to initiate frames. If MASEN=0 as LIN slave mode, this timer is used for determining the accumulated bus idle time. The internal counter is cleared whenever an RX transition occurs. When the internal counter reaches LINTMR[15-0],an LCNTRO interrupt is generated. The software can use this interrupt to enter sleep mode by writing the required bus idling time into LINTMR[15-0].

LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)

	7	6	5	4	3	2	1	0
RD	SBR[15-8]							
WR				BR[1	15-8]			

LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00)

	7 6 5 4 3 2 1 0								
RD	SBR[7:0]								
WR	BR[7-0]								
SI	SBR[15-0] The acquired Baud Rate under LIN protocol. This is read-only.								



	SBR[15-0] is the acquired baud rate setting from the last received valid sync byte.
	SBR is meaningful only in LIN-Slave mode.
BR[15-0]	The Baud Rate Setting of EUART/LIN. This is write-only.
	BUAD RATE = SYSCLK/(BR[15-0]+1).

When a slave receives a BREAK followed by a valid SYNC field, an RSI interrupt is generated and the acquired baud rate from the SYNC field is stored in SBR[15-0]. The acquired baud rate: BAUD RATE = SYSCLK/(SBR[15-0]+1). The software can just update this acquired value SBR[15-0] into BR[15-0] to achieve synchronization with the master. If Auto-Sync Update (ASU) register bit is enabled under LIN slave mode, LIN controller will automatically perform the update of BR[15-0] with SBR[15-0] and issue another ASUI interrupt when a valid SYNC field is received.

	7	6	5	4	3	2	1	0		
RD	RXST	BITERR	LSTAT	LIDLE	ASUI	SBKI	RSI	LCNTRO		
WR	LBKEN	BITERR	BECLRX	BECLRR	ASUI	SBKI	RSI	LCNTRO		
LE	XST BKEN BKEN	Receive Status RXST is set by hardware when a START bit is detected. It is cleared when the STOP condition is detected. Enable EUART Loopback Test When LBKEN=1, EUART2 enters into loopback mode, with its TX output connecte to RX input. When in loopback mode, to prevent the TX pin output, the corresponding MFCFG bit must be cleared. Loopback Enable								
	ITERR ECLRX	BITE trans must	mitted bit. If I be cleared b	BERIE=1, this	en the receive mismatch er Enable					
BI	ECLRR	state Bit E If BE	If BECLRX=1, hardware immediately disables current transmission and clears TX state machines and FIFO when BITERR is set by hardware. Bit Error Force Clear Receive Enable If BECLRX=1, hardware immediately disables current reception and clears RX state							
LS	STAT	LIN E	Bus Status bit	: (1: Recessiv	RR is set by l e / 0: Domina N bus (RX pir	nt), Read-only				
LI	DLE	LIDL	E is 1 when t	he LIN bus is	idle and not to . It is 1 when	ransmitting/re		N header or		
A	SUI	This BR[1	flag is set wh 5-0] has bee	en auto baud n updated wit	Interrupt (1: \$ rate synchror h SBR[15-0] b	nization has b	een complete			
SI	ВКІ	If MA This bit. If MA This	If MASEN=0, Receive Break Completion Interrupt bit This flag is set when a Break condition is detected and completed by a rising edge o							
R	SI	Rece This	the bus signal. It must be cleared by writing "1" to the bit. Receive Sync Completion Interrupt bit (1: Set / 0: Clear) This flag is set when a valid Sync byte is received following a Break. It must be cleared by writing "1" to the bit.							
LC	CNTRO	LIN (This	Counter Over	flow Interrupt	bit (1: Set / 0: ounter reaches	,	nust be cleare	ed by writing		

LININT (0xA095) LIN Interrupt Flag	Register R/W (0x00)
	/ Entimetrupt i lug	

LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	LINTEN	BERIE	SYNCMD	SYNCVD	ASUIE	SBKIE	RSIE	LCNTRIE
WR	LINTEN	BERIE	SYNCMD	EUARTOPL	ASUIE	SBKIE	RSIE	LCNTRIE



LINTEN	LIN Interrupt Enable (1: Enable / 0: Disable)
	Set to enable all LIN interrupts. LINT flags should be checked before setting or
	modifying.
BERIE	Bit Error Interrupt Enable (1: Enable / 0: Disable)
SYNCMD	Synchronization Mode Selection
	SYNCMD=0 will only allow automatic synchronization of the baud rate within +/- 6%
	deviations from the current baud rate setting. A larger than +/- 6% deviation may
	cause an error of reception.
	SYNCMD=1 will automatically synchronize and update the baud rate register with
	the newly acquired baud rate. SYNCMD should be set to 1 when either ASU or
	MASU is 1. Although under this setting, the tolerant range of deviation can be up
	to +/- 50%, it is recommended to set the LINBR[15-0] as close as the target baud rate.
	The new baud rate can be successfully synchronized and frames are received
	correctly. And following conditions must be met at the same time.
	1. Within +/- 50% of the current baud rate setting.
	2. The incoming Break Length satisfies the following two conditions at the same
	time:
	A. Break length is less than 32 current baud rate bit times
	B. Break length is less than 253952 system clock
	3. For the application with multi-baud rates, software should set the LINBR[15-0]
	using the lowest value. Since after each LIN transaction, LINBR[15-0] is
	automatically updated with a newly synchronized value, software needs to reset
	LINBR[15-0] to the lowest baud rate again if a new baud rate is used.
SYNCVD	Synchronization Valid Status
	SYNCVD is updated by the hardware when SYNCMD=1. SYNCVD is set to 1 if the auto-synchronization is successful.
EUARTOPL	•
EUARTOFL	EUART/LIN output polarity EUARTOPL=1 will reverse the transmit output polarity.
ASUIE	Auto-Sync Update Interrupt Enable (1: Enable / 0: Disable)
SBKIE	If MASEN=1, Send Break Completion Interrupt Enable.
JUNE	If MASEN=0, Receive Break Completion Interrupt Enable.
RSIE	Receive Sync Completion Interrupt Enable (1: Enable / 0: Disable)
LCNTRIE	LIN Counter Overflow Interrupt Enable (1: Enable / 0: Disable)
	Ling Counter Overnow Interrupt Enable (T. Enable / O. Disable)

LINTCON (0xA0B0) LIN Timeout Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN
WR	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN
	XDTO[0] NRXFEN	Com LIN F LINF cond LINF	bine with RXI Break State E XFEN=1 con itions. XFEN=0 disa	ixit when RXE figures the au ables this auto	0] KDTOL to form dominant fau utomatic BRE/ pomatic exit (do care of the L	ult occurs. AK state exit opes not affect	under RXD do other break e	
	XDDEN XDD_F	RXD	Dominant Fa	ault Interrupt E ault Interrupt F 1 by hardwar	lag	e cleared by s	software.	
	XDDEN XDD_F	TXD	RXDD_F is set to 1 by hardware and must be cleared by software. TXD Dominant Fault Interrupt Enable TXD Dominant Fault Interrupt Flag TXDD_F is set to 1 by hardware and must be cleared by software.					
	XTOWKE XTOWKE			meout Wakeu meout Wakeu	•			



VDTO						<u></u>				
XDTOL			nant Timeou	-	· ·		4	0		
	7	6	5	4	3	2	1	0		
RD					O[7:0]					
WR	TXDTO[7:0]									
XDTO	H (0xA0B2) L	IN TXD Dom	inant Timeou	t HIGH Regi	sters R/W (0)	(00)				
	7	6	5	4	3	2	1	0		
RD				TXDT	D[15:8]					
WR				TXDT	D[15:8]					
T)	KDTO	TXD	Dominant Tin	neout (TXDT	0 +1) * IOSC	CLK				
XDTO	L (0xA0B3) L	IN RXD Dom	inant Timeou	It LOW Regis	sters R/W (0)	(00)				
	7	6	5	4	3	2	1	0		
RD				RXDT	O[8-1]					
WR				RXDT	O[8:1]					
νοτοι			inant Timeou		istors P/W/ (0	v00)				
	7	6	5	4	3	2	1	0		
RD		Ŭ	0	-	D[16-9]	-	•	•		
WR					O[16-9]					
	XDTO		Dominant Tir							
				,	/					
SDCLI	7	6	ominant Clea 5			2	1	0		
	1	U	5	-	•	2	I	0		
RD	BSDCLR[7-0]									
WR				BSDCI	LR[7-0]					
SDCL	RH (0xA0B6)	Bus Stuck D	ominant Cle	ar Width Hig	h Registers	R/W (0x00)				
	7	6	5	4	3	2	1	0		
RD				BSDCL	.R[15-8]					
WR				BSDCL	.R[15-8]					
B	SDCLR	Bus	Stuck Domina	ant Clear Time	e (BSDCLR[1	5-0] +1) * SO	SC32KHz			
SDAC	T (0xA0B8) E	Bus Stuck Do	minant Activ	e Width Reg	isters R/W (0)x00)				
	7	6	5	4	3	2	1	0		
RD				BSDA	CT[7-0]					
WR				BSDA	CT[7:0]					
B	SDACT	Bus	Stuck Domina	ant Active Tim	ne (BSDACT[7	7-0] +1) * SOS	SC32KHz			
SDWK	C (0xA0B7)	Bus Stuck Do	ominant Faul	t Wakeup Co	onfiguration	Register R/W	(0x00)			
	7	6	5	4	3	2	1	0		
RD	BSDWF	BFWF	BSDWEN	BFWEN		WKFL	.T[3-0]			
WR	BSDWF	BFWF	BSDWEN	BFWEN		WKFL	.T[3-0]			
	KFLT[3-0]		Nakeup time		+1) * SOSC32					
	-WEN		Wakeup/Interr							
BI	=WF		Wakeup Interr /F is set to 1 b	• •	and must be a	leared by coff	ware			
B	SDWEN		Bus Stuck Wa	•		icaleu by SOII	wale.			
	SDWF		Bus Stuck Wa							

LUMISSIL

IS31CS8979

14. Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an enhanced synchronous serial hardware, which is compatible with Motorola's SPI specifications. The SPI Controller includes 4-bytes FIFO for both transmit and receive. SPI Interface uses Master-Out-Slave-In (MOSI), Master-In-Slave-Out (MISO), Serial Clock (SCK), and Slave Select (SSN). SSN is low active and only meaningful in slave mode.

7	6	5	4	3	2	1	0	
SPIE	SPEN	MSTR	CPOL	CPHA	SCKE	SICKFLT	SSNFLT	
SPIE	SPEN	MSTR	CPOL	CPHA	SCKE	SICKFLT	SSNFLT	
			•	bit				
POL							the SPI	
РНА		•		•	to shift outpu	it data at the	e risina edae o [;]	
			t the falling e	dge of SCK ar	nd clear to sh	ift output da	ta at the rising	
	-		t in Mactor M	odo				
					e input data			
		• •		•	•	data.		
							CPHA settings	
	shov	vn in the follo	wing table.					
				DATAIN Edge DATAOUT				
	CP	OL CPHA	Slave				Edge	
		0 0	Rising ed	ge Rising	edge Fal	ling edge	Falling edge	
		0 1	Falling ed	ge Falling	edge Ris	ing edge	Rising edge	
		1 0	Falling ed	ge Falling	edge Ris	ing edge	Rising edge	
		1 1	Rising ed	ge Rising	edge Fal	ling edge	Falling edge	
				•				
CKFLT	Enal	ole noise filter	function on s	signals SDI an	d SCK			
0xA2) SPI M	ode Control	Register R/W	/ (0x00)	1		1		
7	6	5	4	3	2	1	0	
ICNT1	ICNT0	FCLR	-	SPR[2]	SPR[1]	SPR[0]	DIR	
ICNT1	ICNT0	FCLR	-	SPR[2]	SPR[1]	SPR[0]	DIR	
NT1, ICNT0	FIFC	•						
	FIFC This	sets the FIFC) threshold fo	r generating S				
	FIFC This 00 –	sets the FIFC) threshold fo s generated a	r generating S after 1 byte is a after 2 bytes a	sent or receiv	red;		
	SPIE SPIE PEN STR POL PHA CKE SNFLT CKFLT OxA2) SPI M 7	SPIE SPEN SPIE SPEN PIE SPI PEN SPI STR SPI POL SPI PHA Cloc SCKE Cloc CKE Cloc Shift edge CKE Cloc STR SPI CKE Cloc Shift edge CKE Cloc Shift edge CKE Cloc Strain Strain Shift edge CKE Cloc Strain Strain Strain Strain CKE Cloc Strain Enal Strain Enal	SPIESPENMSTRSPIESPENMSTRPIESPI interface InterPENSPI interface EnaSTRSPI Master/SlavePOLSPI interface Polainterface is idling aPHAClock Phase ContSCK, and clear to shift output data a edge of SCK.CKEClock Selection bi Set to delay 0.5 p Clear to use the n The sampling pha shown in the follorCKECrPOLCPHA00101011SNFLT CKFLTEnable noise filter0xA2) SPI Mode Control Register R/M76	SPIESPENMSTRCPOLSPIESPENMSTRCPOLSPIESPENMSTRCPOLPIESPI interface Interrupt Enable bitSTRSPI Master/Slave Switch. The terretace is idling and clear to kerface of SCK.PHAClock Phase Control bit: When SCK, and clear to shift output data at the falling ended of SCK.CKEClock Selection bit in Master M Set to delay 0.5 periods of SCK Clear to use the normal edge of The sampling phase is determing shown in the following table.CPOLCPOLCPHASlave00Rising ed11SNFLTEnable noise filter function on se filter func	SPIESPENMSTRCPOLCPHASPIESPENMSTRCPOLCPHAPIESPENMSTRCPOLCPHAPIESPI interface Interrupt Enable bitSTRSPI Master/Slave Switch. The bit is set for MPOLSPI interface Polarity bit: Set to configure the interface is idling and clear to keep it LOW.PHAClock Phase Control bit: When CPOL=0, set SCK, and clear to shift output data at the falli shift output data at the falli shift output data at the falling edge of SCK.CKEClock Selection bit in Master Mode Set to delay 0.5 periods of SCK to sample the Clear to use the normal edge of SCK to sampling phase is determined by the con shown in the following table.VEPOLCPOLCPHAMasi SCKI00Rising edgeRising01Falling edgeFalling10Falling edgeFalling11Rising edgeFalling11Rising edgeRising01Falling edgeFalling11Rising edgeFalling11Rising edgeRising01Falling edgeFalling11Rising edgeRising01Falling edgeRising01Falling edgeRising11Rising edgeRising11Rising edgeRising11Rising edgeRising11Rising edgeRising <tr< td=""><td>SPIESPENMSTRCPOLCPHASCKESPIESPENMSTRCPOLCPHASCKEPIESPI interface Interrupt Enable bitPSNSPI interface Interrupt Enable bitSTRSPI Master/Slave Switch. The bit is set for Master and cleaPOLSPI interface Polarity bit: Set to configure the SCK to stay interface is idling and clear to keep it LOW.PHAClock Phase Control bit: When CPOL=0, set to shift output SCK, and clear to shift output data at the falling edge of SCK.CKEClock Selection bit in Master Mode Set to delay 0.5 periods of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to SCKE</br></br></br></td><td>SPIESPENMSTRCPOLCPHASCKESICKFLTSPIESPENMSTRCPOLCPHASCKESICKFLTPIESPI interface Interrupt Enable bitPENSPI interface Enable bitSTRSPI Master/Slave Switch. The bit is set for Master and clear for Slave.POLSPI interface Polarity bit: Set to configure the SCK to stay HIGH while interface is idling and clear to keep it LOW.PHAClock Phase Control bit: When CPOL=0, set to shift output data at the SCK, and clear to shift output data at the falling edge of SCK. When C shift output data at the falling edge of SCK. When C shift output data at the falling edge of SCK.CKEClock Selection bit in Master Mode Set to delay 0.5 periods of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. The sampling phase is determined by the combinations of CPOL and shown in the following table.VERCPOLCPHASlaveMaster, SCKE=000Rising edgeRising edge01Falling edgeFalling edge01Falling edgeFalling edge10Falling edgeRising edge11Rising edgeFalling edge10Falling edgeFalling edge11Rising edgeFalling edge10Falling edgeFalling edge10Falling edgeFalling edge10Falling edgeRising edge11Rising edgeFalling edgeSNFLTEn</td></tr<>	SPIESPENMSTRCPOLCPHASCKESPIESPENMSTRCPOLCPHASCKEPIESPI interface Interrupt Enable bitPSNSPI interface Interrupt Enable bitSTRSPI Master/Slave Switch. The bit is set for Master and cleaPOLSPI interface Polarity bit: Set to configure the SCK to stay interface is idling and clear to keep it LOW.PHAClock Phase Control bit: When CPOL=0, set to shift output SCK, and clear to shift output data at the falling edge of SCK.CKEClock Selection bit in Master Mode Set to delay 0.5 periods of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. 	SPIESPENMSTRCPOLCPHASCKESICKFLTSPIESPENMSTRCPOLCPHASCKESICKFLTPIESPI interface Interrupt Enable bitPENSPI interface Enable bitSTRSPI Master/Slave Switch. The bit is set for Master and clear for Slave.POLSPI interface Polarity bit: Set to configure the SCK to stay HIGH while interface is idling and clear to keep it LOW.PHAClock Phase Control bit: When CPOL=0, set to shift output data at the SCK, and clear to shift output data at the falling edge of SCK. When C shift output data at the falling edge of SCK. When C shift output data at the falling edge of SCK.CKEClock Selection bit in Master Mode Set to delay 0.5 periods of SCK to sample the input data. Clear to use the normal edge of SCK to sample the input data. The sampling phase is determined by the combinations of CPOL and shown in the following table.VERCPOLCPHASlaveMaster, SCKE=000Rising edgeRising edge01Falling edgeFalling edge01Falling edgeFalling edge10Falling edgeRising edge11Rising edgeFalling edge10Falling edgeFalling edge11Rising edgeFalling edge10Falling edgeFalling edge10Falling edgeFalling edge10Falling edgeRising edge11Rising edgeFalling edgeSNFLTEn	

SPICR (0xA1) SPI Configuration Register R/W (0b001000xx)

	01 –the interrupt is generated after 2 bytes are sent or received;
	10 – the interrupt is generated after 3 bytes are sent or received;
	11 – the interrupt is generated after 4 bytes are sent or received.
FCLR	FIFO Clear/Reset
	Set to clear and reset transmit and receive FIFO.
SPR[2-0]	SPI Clock Rate Setting. This is used to control the SCK clock rate of the SPI interface.
	000 - SCK = SYSCLK/4;
	001 - SCK = SYSCLK/6;
	010 – SCK = SYSCLK/8;
	011 – SCK = SYSCLK/16;
	100 – SCK = SYSCLK/32;
	101 – SCK = SYSCLK/64;
	110 – SCK = SYSCLK/128;



DIR

111 – SCK = SYSCLK/256. The recommend maximum SPI Slave clock rate shall be less than SYSCLK/8. Transfer Format Set DIR=1 to use MSB-first format.

Set DIR=0 to use LSB-first format.

SPIST (0xA3) SPI Status Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	SSPIF	ROVR	TOVR	TUDR	RFULL	REMPT	TFULL	TEMPT		
WR	SSPIF	ROVR	TOVR	TUDR	-	-	-	-		
	SPIF OVR	Clea Rece	SPI Interrupt Flag bit. Set by hardware to indicate the completion of data transfer. Clear by assigning this bit to 0 or disabling SPI. Receive FIFO-overrun Error Flag bit. When Receiver FIFO Full Status occurs and SPI receives new data, ROVR is set and generates an interrupt. Clear by assigning							
T	OVR	Tran new	this bit to 0 or disabling SPI. Transmit FIFO-overrun Error Flag bit. When Transfers FIFO Full Status occurs and new data is written, TOVR is set and generates an interrupt. Clear by assigning this bit to 0 or disabling SPI.							
T	UDR	data		occur, TUDR	bit. When the is set and ge			atus and new by writing 0		
R	FULL				et when receiv		•			
R	EMPT	Rece	eive FIFO Em	pty Status bit	. Set when red	ceiver FIFO is	s empty. Read	l-only.		
T	FULL	Tran	smitter FIFO	Full Status bit	t. Set when tra	ansfer FIFO is	s full. Read-or	nly.		
T	EMPT	Tran	smitter FIF0 E	Empty Status	bit. Set when	transfer FIFC) is empty. Re	ad-only.		

SPIDATA (0xA4) SPI Data Register R/W (0xXX)

	7	6	5	4	3	2	1	0		
RD		SPI Receive Data Register								
WR		SPI Transmit Data Register								

14.1 SPI Master Timing Illustration

14.1.1CPOL=0, CPHA=0





Figure 14-1 SPI Master Timing with CPOL=0, CPHA=0




14.1.2CPOL=0, CPHA=1







14.1.3CPOL=1, CPHA=0







14.1.4CPOL=1, CPHA=1





14.2 SPI Slave Timing Illustration

14.2.1CPOL=0, CPHA=0





Figure 14-5 SPI Slave Timing with CPOL=0, CPHA=0







Figure 14-6 SPI Slave Timing with CPOL=0, CPHA=1




14.2.3CPOL=1, CPHA=0



14.2.4CPOL=1, CPHA=1

SPI MODE TIMING (SLAVE MODE)







15. Timer with Compare/Capture and Quadrature Encoder

The Timer/Capture unit is based on a 16-bit counter with pre-scalable SYSCLK as a counting clock. The count starts from 0 and reloads when reaching TC (terminal count). TC is met when the count equals the period value. Along the counting, the count value is compared with COMP and when they match, a CC condition is met. Note that both PERIOD and COMP registers are double-buffered, and therefore any new value is updated after the current period ends. TC and CC can be used for triggering an interrupt, and also routed to GPIO. The output pulse width of TC and CC is programmable. For CC, it can also be configured as a PWM output. There are two data registers for capturing events. The capture event can be from external signals like GPIO (XCAPT) with an edge selection option, from QE block, or triggered by software. The software can also decide whether to reset the counter or not. This option gives a simpler calculation of consecutive capture evens without any offset. The following block diagram shows the TCC implementations.




Figure 15-1 TCC implementations diagram

	. ,			•							
	7	6	5	4	3	2	1	0			
RD	TCEN		TCCS[2-0]		CCSE	EL[1-0]	TCSEL	RUNST			
WR	TCEN		TCCS[2-0]		CCSE	EL[1-0]	TCSEL	RUN			
Т	CEN	TC E	Inable		•						
			TC = 0 disables TC. In disabled state, TCCNT, and TCCPTR/TCCPTF are cleared to 0. TC and CC are also set to low.								
		TC = 1 enables TC. RUN bit also needs to set to 1 to start the counter, otherwise									
		cour	nter is in paus	e mode if RU	N=0.						
Т	CCS[2-0]	TC C	Clock Scaling								
		000	C C								
		001	001 SYSCLK/2								
		010	SYSCLK/4								
		011	SYSCL	SYSCLK/8							
		100	SYSCL	SYSCLK/16							
		101	SYSCL	SYSCLK/32							
		110	SYSCL	K/64							
		111	SYSCL	K/128							
С	CSEL[1-0]	CC (Output Pulse	Select							
		00	PW = 1	6 TCCLK							
		01	PW = 6	4 TCCLK							
		10	PWM W	/aveform (CC	= low when T	CCNT < CM	P, CC = high	when TCCNT			
		10 PWM Waveform (CC = low when TCCNT < CMP, CC = high when TCCNT >= CMP)									
		11	PWM T	PWM Toggle waveform (CC toggles when TCCNT = CMP)							
Т	CSEL	TC C	TC Output Pulse Select								
		0	PW = 1	PW = 16 TCCLK							
umissil M	licrosveteme - w	ww.lumissil.com		CONFIDENT	141			81 of 130			






Figure 15-2 TCC timing diagram

RUNST

RUN

Set by hardware to indicate running TC counter. RUNST=1 indicates running. Run or Pause TC Counter Writing "0" to RUN will pause the TC counting.

Writing "1" to RUN will resume the TC counting.

TCCFG2 (0xA051) TC Configuration Register 2 R/W (0x00)

Run Status

	7	6	5	4	3	2	1	0			
RD	-	IDXST	PHAST	PHBST	TCPOL	CCPOL	TCF	CCF			
WR	RSTTC	-	-	-	TCPOL	CCPOL	TCF	CCF			
ID PI PI T(C)	STTC XST HAST HBST CPOL CPOL CF	- - 1CPOL 1CPOL 1CF CCF Reset TC Writing RSTTC "1" will reset the TC counter and capture registers. Once the counter is cleared, the TC counter is put in STOP mode. To resume counting, the RUN bit must be set by software. Index Input real-time status PHA input real-time status PHA input real-time status PHB input real-time status TC output polarity CC output polarity CC output polarity TCF TCF TCF TCF TCF TCF TCF TCF									
CCF		Com CCF	writing "0". Compare Match Interrupt Flag CCF is set to "1" by hardware when a compare match occurs. CCF must be cleared by writing "0".								

TCCFG3 (0xA052) TC Configuration Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	-	-
WR	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	SWCPTR	SWCPTF
IE Q	INTC INCC ECEN PTCLR	CC I QE C QEC		le le	nt as a captur oture	e event.		



If CPTCLR=1, the TCCNT is cleared to 0 after each capture event. This allows continuous capture value with the identical initial value.
If CPTCLR=0, the capture event does not affect the TCCNT counting.
External Rising Edge Capture Enable
XCREN=1 uses external input rising edge as a capture event.
External Falling Edge Capture Enable
XCFEN=1 uses external input falling edge as a capture event.
Software Capture R
Writing "1" to SWCPTR will generate a capture event and capture the count value into TCCPTR register. This bit is cleared by hardware.
Software Capture F
Writing "1" to SWCPTF will generate a capture event and capture the count value into TCCPTF register. This bit is cleared by hardware.

Please note: All capture sources are not mutually exclusive, i.e., several capture sources can coexist.

TCPRDL (0xA054) TC Period Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCNT[7-0]								
WR		TCPRD[7-0]								

TCPRDH (0xA055) TC Period Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		TCCNT[15-8]									
WR		TCPRD[15-8]									

Note: Writing of PERIOD register must be done high byte first, then low byte. The writing takes effect at low byte writing. When reading the TCPRD register, it returns the current count value TCCNT[15-0].

TCCMPL (0xA056) TC Compare Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		TCCMP[7-0]									
WR		TCCMP[7-0]									

TCCMPH (0xA057) TC Compare Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		TCCMP[15-8]									
WR		TCCMP[15-8]									

Note: Writing of COMPARE register must be done high byte first, then low byte. The writing takes effect at low byte writing.

TCCPTRL (0xA060) TC Capture Register R Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCPTR[7-0]								
WR					-					

TCCPTRH (0xA061) TC Capture Register R High RO (0x00)

	7	6	5	4	3	2	1	0			
RD		TCCPTR[15-8]									
WR		-									



TCCPTFL (0xA062) TC Capture Register F Low RO (0x00)												
	7	7 6 5 4 3 2 1 0										
RD	TCCPTF[7-0]											
WR	-											

TCCPTFH (0xA063) TC Capture Register F High RO (0x00)

	7		6	5	4	3	2	1	0			
RD		TCCPTF[15-8]										
WR		-										

The quadrature encoder is clocked by a scaled SYSCLK, and has three external inputs through GPIO multifunctions. The three inputs include two signals of 90 degrees phase difference, PHA and PHB, and an index indicating the terminal of the encoder. QE can function as an independent function block and also can be configured to couple with TCC and use TCC to calculate the speed information of the encoder. Using TCC to capture the TCC count value via the Index input of QE or terminal count of QE, the speed of QE input can be calculated. The QE unit implementation is shown in the following block diagram.




Figure 15-3 QE implementation diagram

QECNT is a 16-bit UP/DOWN counter with a configurable counting range; the range is specified by MAXCNT. The counter reset/reload can be triggered externally through the INDEX input.

QECFG	1 (0xA070) 1	CC Configura	ation Registe	er 1 R/W (0x0	0)

	7	6	5	4	3	2	1	0
RD	QEMO	EMODE[1-0] QECS[1-0]		SWAP	DBCS[2-0]			
WR	QEMO	QEMODE[1-0] QECS		S[1-0]	SWAP		DBCS[2-0]	

QEMODE[1-0] QE Mode

00 - Disable QE01 - 1X mode10 - 2X mode

11 – 4X mode




Figure 15-4 Timing diagram of PHA/PHB with X1/X2/X4 modes

QECS[1-0]

QE Clock Scaling



	00	SYSCLK/4
	01	SYSCLK/16
	10	SYSCLK/64
	11	SYSCLK/256
SWAP	Swap	PHA and PHB
DBCS[2-0]	De-Bou	nce Clock Scaling
	000	Disable de-bounce
	001	SYSCLK/2
	010	SYSCLK/4
	011	SYSCLK/8
	100	SYSCLK/16
	101	SYSCLK/64
	110	SYSCLK/128
	111	SY1SCLK/256
	D. I.	

De-bounce time is three DBCS period.

QECFG2 (0xA071) QE Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	DIR	ERRF	RLD	<i>I</i> [1-0]	TCF	IDXF	DIRF	CNTF			
WR	-	ERRF	RLDN	<i>I</i> [1-0]	TCF	IDXF	DIRF	CNTF			
D	IR		ction Status								
			Indicate UP/DOWN direction								
E	RRF		e Error Flag								
			ERRF is set to 1 by hardware if PHA and PHB change value at the same time. ERRF must be cleared by software.								
R	LDM[1-0]		QE Counter Reload Mode								
		RLD	RLDM[1-0] = 00 No Reload, QECNT will count up/down between 0x0000 or 0xFFFF								
		RLD	RLDM[1-0] = 01 Reload using Index event.								
		Re	Reload QECNT=0, when Index==1 && UP								
		Re	load QECNT	=QEMAX, wh	en Index==1	&& DOWN					
		RLD	M[1-0] = 10 R	leload using T	C event.						
				=0, when QE							
				=QEMAX, wh							
				leload using b							
				and TC event	ts and reload	whichever oc	curs earlier.				
T	CF		vent Interrup	•							
				ware when a	TC event inte	errupt has occ	curred. TCF n	eeds to be			
	XF		ed by writing k Event Interr								
IL				dware when a	an Index even	t interrupt ba	s occurred ID	XE noods to			
			eared by writ			it interrupt na	s occurred. ID	NI HEEUS IU			
D	IRF		•	Event Interru	ot Flag						
_			-	dware when a	-	ange event ir	terrupt has o	ccurred.			
				cleared by w		5					
С	NTF		Count Change Event Interrupt Flag								
				rdware when		hange event	interrupt has o	occurred.			
		CNT	F needs to be	e cleared by w	riting "0".						

QECFG3 (0xA072) QE Configuration Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXM	4[1-0]	
WR	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXM[1-0]		
		TC c 1. QI 2. QI	rupt Enable fo ondition for Q ECNT=QEMA ECNT=0 when rupt Enable fo	E is defined a X when UP n down	as the followin	g conditions			

LUMISSIL MICROSYSTEMS

IS31CS8979

IENDIR	Interrupt Enable for Direction Change
IENCNT	Interrupt Enable for any QECNT change
IDXEN	Index Input Enable
	IDXEN=0 gates out the external INDEX input and is gated to 0.
	IDXEN=1 allows external INDEX.
IDXM[1-0]	Index Match Selection, this is applicable only for X2 and X4 modes.
	$00 = up phase 00 \rightarrow 10 down phase 10 \rightarrow 00$
	01 = up phase $10 \rightarrow 11$ down phase $11 \rightarrow 10$
	10 = up phase 01 \rightarrow 00 down phase 00 \rightarrow 01
	11 = up phase 11 \rightarrow 01 down phase 01 \rightarrow 11

QECNTL (0xA074) QE Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		QECNT[7-0]								
WR				QECNT	'INI[7-0]					

QECNTH (0xA075) QE Counter High R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		QECNT[15-8]									
WR				QECNTI	NI[15-8]						

Reading QECNT will return the current QE counter value. Writing QECNT will set the current count value. Writing QECNT is allowed only when QE is in disabled state.

QEMAXL (0xA076) QE Maximum Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMAX[7-0]								
WR				QEMA	X[7-0]				

QEMAXH (0xA077) QE Maximum Counter High R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		QEMAX[15-8]									
WR				QEMA	X[15-8]						

QEMAX holds the maximum count of the QE counter. When QEMAX is reached, a TC event is triggered and QE counter is reloaded.



16. <u>PWM Controller</u>

PWM controller provides programmable 6 channels 12/10/8 bit PWM center-aligned duty cycle outputs. The counting clock of PWM is programmable and the base frequency of the PWM is just the counting clock divided by 8192/2048/512 for 12/10/8 bit configurations due to center-alignment counting. PWM outputs are multiplexed with GPIO ports.

	7	6	5	4	3	2	1	0
RD	PWMEN	MOD	E[1-0]			CS[4-0]		
WR	PWMEN	MOD	Ξ[1-0]			CS[4-0]		
	WMEN ODE[1-0]	PWN force PWN PWN 00 = 01 = 10 =	ed to 0.	the counter, normal runn	reset the PWI			puts are
C	S[4-0]	PWN The (PW) (PW)	A Counting Cl counting cloc M_Clock = (c M_Clock = (c	k is (SYSCLK ounting clock ounting clock	(/ (CS[4-0] + - / 8192) for 12 / 2048) for 10 / 512) for 8-b	2-bit configura)-bit configura	tion)	

PWMCFG1 (0xA080) PWM Clock Scaling Setting Register R/W (0x00)

PWMCFG2 (0xA081) PWM Interrupt Enable and Flag R1egister R/W (0x08)

					···· (·	,			
	7	6	5	4	3	2	1	0	
RD	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF	
WR	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF	
C	TRGEN TRGEN INTEN	Cent Zero	ADC Trigger er ADC Trigg Interrupt Ena EN=1 allows	er Enable Ible	ller to generat	te interrupt wi	nen counter is	: 0 .	
С	NTEN	Cent	er Interrupt E EN=1 allows	nable	ller to genera				
S	YNCEN				luty to be upd update imme	•	•		
ZI	INTF	ZINT	SYNCEN=0, duty double buffer update immediately at next PWM start. Zero Interrupt Flag ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software.						
С	INTF	Cent CINT	er Interrupt F	lag oy hardware t	o indicate a C	Center interrup	ot has occurre	d. CINTF	

PWMCFG3 (0xA082) PWM Configuration 3 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PRSEN	SYNC		POL[5-0]						
WR	PRSEN	SYNC		POL[5-0]						
	RSEN YNC	PRS can l insta rema	be an effective	able a pseudo e way to redu y cycle will be	able random sequ ce EMI for ou affected cycl	tput. When P	RSEN=1, the			



	Writing SYNC=1 will cause the loading of duty register on the next PWM count=0 event (ZINTF = 1). The purpose of this is to synchronize the timing of all the PWM channels. SYNC is cleared by hardware after reloading is completed.
POL[5-0]	Reading SYNC by software can tell whether reload has been in effect or not. Channel Polarity Control
[- •]	POL[J] = 0 for normal polarity and $POL[J]=1$ for reverse polarity.

There are 6 PWMxDTY registers to define the duty cycle of each PWM channel. If PWMxDTY = 0, the output is 0. If PWMxDTY = maximum value, the output duty cycle is maximum to (period – 1)/period. PWMxDTY is always double-buffered and is loaded to duty cycle comparator when the SYNC bit is set and the current counting cycle is completed. For 8-bit, only the PWMxDTY[7-0] is used; for 10-bit, PWMxDTY[9-0] is used; for 12-bit, PWMxDTY[11-0] is used. If PWMEN=0 (PWM is disabled), then writing to PWMxDTY register is immediately valid.

PWM0DTYL (0xA084) PWM0 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM0E	DTY[7-0]			
WR				PWM0E	DTY[7-0]			

PWM0DTYH (0xA085) PWM0 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD		-	-	-		PWM0D	TY[11-8]	
WR	-	-	-	-		PWM0D	TY[11-8]	

PWM1DTYL (0xA086) PWM1 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM1D)TY[7-0]			
WR				PWM1D	DTY[7-0]			

PWM1DTYH (0xA087) PWM1 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM1D	TY[11-8]	
WR	-	-	-	-		PWM1D	TY[11-8]	

PWM2DTYL (0xA088) PWM2 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM2D	DTY[7-0]			
WR				PWM2D	DTY[7-0]			

PWM2DTYH (0xA089) PWM2 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM2D	TY[11-8]	
WR	-	-	-	-		PWM2D	TY[11-8]	

PWM3DTYL (0xA08A) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWM3E	DTY[7-0]			
WR				PWM3D	DTY[7-0]			

PWM3DTYH (0xA08B) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM3D	TY[11-8]	
WR	-	-	-	-		PWM3D	TY[11-8]	

WR

-

_

-



PWM5DTY[11-8]

	00031							
PWM4D	TYL (0xA080	C) PWM3 Dut	y Register L	R/W (0x00)				
	7	6	5	4	3	2	1	0
RD				PWM4D	DTY[7-0]			
WR				PWM4D	DTY[7-0]			
WM4D	TYH (0xA08I	D) PWM3 Dut	y Register H	R/W (0x00)				
	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM4D	TY[11-8]	
WR	-	-	-	-		PWM4D	TY[11-8]	
WM5D	TYL (0xA08E) PWM5 Dut	y Register LF	R/W (0x00)				
	7	6	5	4	3	2	1	0
RD				PWM5D	DTY[7-0]			
WR				PWM5D	DTY[7-0]			
WM5D	TYH (0xA08F	F) PWM5 Dut	y Register H	R/W (0x00)				
	7	6	5	4	3	2	1	0
RD	-	-	-	-		PWM5D	TY[11-8]	

-



17. PWM8 Controller

PWM8 is an 8-bit PWM generator with 16 channel outputs. The main purpose of PWM8 is for controlling LED lighting. The even channel outputs are left adjusted and odd channel outputs are right adjusted. The duty registers are double-buffered and the new values are updated at the start of the new PWM cycle. It is also possible to synchronize the update of all the channels through SYNC control.

PWM8CF (0xA04C) PWM8 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PWM8EN	MODE	-	SYNCEN	-	-	TINTE	ZINTE		
WR	PWM8EN	MODE	-	SYNCEN	-	-	TINTE	ZINTE		
P\	WM8EN	PWN	PWM8 Controller Enable							
М	ODE	force PWN PWN MOD	ed to 0 after fin //8EN=1 allow // Mode Selec DE=0, select f	nishing the cu /s normal runr t ull off.	, resets the P irrent PWM cy ning operation	/cle.		outputs are		
S	MODE=1, select full on. SYNCEN SYNCEN=1, allow all channel duties to be updated by writing SYNC=1. SYNCEN=0, duty double buffer is updated immediately at next PWM start.									

PWM8CS (0xA04D) PWM8 Clock Scaling Setting Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				CS[7-0]			
WR				CS[7-0]			

PWM8INT (0xA04E) PWM8 SYNC and Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	SYNC	-	-	-	-	-	TINTF	ZINTF
WR	SYNC	-	-	-	-	-	TINTF	ZINTF

SYNC	Synchronize Update Duty
	Writing SYNC=1 will trigger a synchronized update of PWM duty for the next PWM cycle. SYNC is self-cleared when the update is completed.
TINTF	Trigger Interrupt Flag
	TINTF is set to 1 by hardware to indicate a Trigger interrupt has occurred. TINTF must be cleared by software.
ZINTF	Zero Interrupt Flag
	ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software.

PWM8TRG (0xA04F) PWM Trigger Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWMTRG[7-0]								
WR		PWMTRG[7-0]								

PWMTRG

Trigger pointer setting Always uses left aligned.

PWMDTY0 (0xA0A0) PWM Channel 0 Duty Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				PWMD	FY0[7-0]			
WR				PWMD	FY0[7-0]			

PV

IS 31	CS897 9	9						MICROSYSTEMS
PWMDT	'Y1 (0xA0A1)	PWM Chan	nel 1 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD		•		PWMD	TY1[7-0]			
WR				PWMD	TY1[7-0]			
PWMDT	Y2 (0xA0A2)	PWM Chan	nel 2 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY2[7-0]			
WR				PWMD	TY2[7-0]			
PWMDT	'Y3 (0xA0A3)	PWM Chan	nel 3 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY3[7-0]			
WR				PWMD	TY3[7-0]			
PWMDT	'Y4 (0xA0A4)	PWM Chan	nel 4 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY4[7-0]			
WR				PWMD	TY4[7-0]			
PWMDT	'Y5 (0xA0A5)	PWM Chan	nel 5 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY5[7-0]			
WR				PWMD	TY5[7-0]			
PWMDT	'Y6 (0xA06) F	WM Channe	el 6 Duty Regi	ister R/W (0)	(00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY6[7-0]			
WR				PWMD	TY6[7-0]			
PWMDT	'Y7 (0xA0A7)	PWM Chan	nel 7 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY7[7-0]			
WR				PWMD	TY7[7-0]			
PWMDT	Y8 (0xA0A8)	PWM Chan	nel 8 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY8[7-0]			
WR				PWMD	TY8[7-0]			
PWMDT	Y9 (0xA0A9)	PWM Chan	nel 9 Duty Re	gister R/W (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY9[7-0]			
WR				PWMD	TY9[7-0]			
PWMDT	Y10 (0xA0A/	A) PWM Cha	nnel 10 Duty	Register R/V	V (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMDT	Y10[7-0]			
WR				PWMDT	Y10[7-0]			

LUMISSIL



PWMDT	'Y11 (0xA0AE	B) PWM Cha	nnel 11 Duty	Register R/W	V (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMDT	Y11[7-0]			
WR				PWMDT	Y11[7-0]			
PWMDT	Y12 (0xA0A0	C) PWM Cha	nnel 12 Duty	Register R/V	V (0x00)			
	7	6	5	4	3	2	1	0
RD				PWMDT	Y12[7-0]			
WR				PWMDT	Y12[7-0]			
PWMDT	Y13 (0xA0AI	D) PWM Cha	nnel 13 Duty	Register R/W	V (0x00)			
	7	6	5	4	3	2	1	0
RD			·	PWMDT	Y13[7-0]			
WR				PWMDT	Y13[7-0]			
PWMDT	'Y14 (0xA0AE	E) PWM Cha	nnel 14 Duty	Register R/W	/ (0x00)			
	7	6	5	4	3	2	1	0
RD			·	PWMDT	Y14[7-0]		•	
WR				PWMDT	Y14[7-0]			
PWMDT	Y15 (0xA0AF	F) PWM Cha	nnel 15 Duty	Register R/W	/ (0x00)			
	7	6	5	4	3	2	1	0
RD		•	•	PWMDT	Y15[7-0]	•	•	•
WR				PWMDT	Y15[7-0]			



18. Buzzer and Melody Controller

The buzzer and melody controller can be used to generate a simple buzzer sound or single-tone melody. It contains a two-note Ping-Pong buffer, each with programmable tone frequency, and a duration/pause timer. The tone frequency is derived from SYSCLK divided by either 32 or 64, and the tone frequency is generated with a resolution of 12-bit to support precision tone generation with a wide octave span. The duration/pause timers can be programmed in 1ms/2ms/4ms/8ms steps. The two notes can be played sequentially once, or can be played in Ping-Pong styles for melody. A POW (Power on Width) timer is also included with the same time steps. POW timer can be used to generate external power control of the buzzer element. POW timer is started when either note A or B is started.




Figure 18-1 Buzzer and Melody output timing diagram

NTAFRQL (0xA040) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				NTAFF	RQ[7-0]			
WR				NTAFF	RQ[7-0]			

NTAFRQH (0xA041) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		-		-		NTAFR	Q[11-8]	
WR		-		-		NTAFR	Q[11-8]	

Tone frequency is SYSCLK / (32 or 64) / (NTAFRQ[11-0]+1).

NTADUR (0xA042) Note A Duration Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		NTADUR[7-0]							
WR				NTADI	JR[7-0]				

Tone duration is TU * NTADUR[7-0]

NTAPAU (0xA043) Note A Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		NTAPAU[7-0]						
WR	NTAPAU[7-0]							

Tone pause is TU * NTAPAU[7-0]

NTBFRQL (0xA044) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		NTBFRQ[7-0]						
WR	NTBFRQ[7-0]							

NTBFRQH (0xA045) Note B Frequency Register R/W (0x00)

	7		6	5	4	3	2	1	0
RD		-		-		NTBFRQ[11-8]			
WR		-			-		NTBFR	Q[11-8]	

NTBDUR (0xA046) Note B Duration Register R/W (0x00)

	7 6		5	4	3	2	1	0
RD		NTBDUR[7-0]						
WR	NTBDUR[7-0]							

NTBPAU (0xA047) Note B Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		NTBPAU[7-0]						
WR	NTBPAU[7-0]							

NTPOW (0xA049) Note Power On Window Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	NTPOW [7-0]							
WR	NTPOW [7-0]							

NTPOW defines a timer after either STARTA or STARTB. It uses the same time unit as duration and pause. When the timer expires, it generates an interrupt by setting INTFP bit.

NTTU (0xA04A) Note Time Unit Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TU[1-0]	-	TBASE	-	-	INTEPOW	INTFP
WR	TU[1-0]	-	TBASE	-	-	INTEPOW	INTFP
T	TU[1-0] Time		Unit					

TU[1-0] defines the time unit for duration and pause, and POW timer. This is derived from SOSC32KHz and is not dependent on tone frequency setting. The tone unit is as follows.

	00 = 1msec
	01 = 2msec
	10 = 4msec
	11 = 8msec
TBASE	Tone Base Frequency Select
	TBASE=0 uses SYSCLK/32 as base
	TBASE=1 uses SYSCLK/64 as base
INTEPOW	POW Timer Interrupt Enable
INTFP	POW Interrupt Flag

INTFP is set by hardware when POW timer expires. It must be cleared by software.

BZCFG (0xA048) Buzzer Configure Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	BUSYB	BUSYA
WR	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	STARTB	STARTA
	ZEN ZPOL	Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity						
IN	ITENB	Note B End Interrupt Enable						



	INTENB=1 enables the note B end interrupt. The interrupt is triggered when note B playing is completed.
INTENA	Note A End Interrupt Enable
	INTENA =1 enables the note A end interrupt. The interrupt is triggered when note A
	playing is completed.
INTFB	Note B End Interrupt Flag
	INTFB is set to 1 by hardware if INTENB=1 and Note B playing completes. INTFB
	needs to be cleared by writing 0.
INTFA	Note A End Interrupt Flag
	INTFA is set to 1 by hardware if INTENA=1 and Note A playing completes. INTFA
	needs to be cleared by writing 0.
STARTB	Note B Start Command
	Writing STARTB=1 initiates a session output on the buzzer. Writing 0 to STARTB
	has no effect.
	STARTB is self-cleared when the note is completed.
STARTA	Note A Start Command
	Writing STARTA=1 initiates a session output on the buzzer. Writing 0 to STARTA
	has no effect.
	STARTA is self-cleared when the note is completed.
Note: If STARTA and S	TARTB are set to 1 at the same time, then Note A is played first followed by Note B.
	Software can do this for a simple two-notes melody.
BUSYB	Note B is playing busy Status
	BUSYB is set to 1 by hardware when the output is active playing note B.
BUSYA	Note A is playing busy Status
	BUSYA is set to 1 by hardware when the output is active playing note A.



19. Core Regulator and Low Voltage Detection

An on-chip serial regulator converts VDD into VDDC for internal circuit supply voltage. Typical value for VDDC is 1.5V at normal mode. In sleep mode, a backup regulator with typical value of 1.42V supplies VDDC. The VDDC can be trimmed and the calibrated trim value for 1.5V is stored in IFB by the manufacturer.

REGTRM (0xA000) Regulator Trim Register R/W (0x80) TB protected

	7	6	5	4	3	2	1	0
RD		REGTRM[7-0]						
WR	REGTRM[7-0]							

19.1 Supply Low Voltage Detection (LVD)

The supply Low Voltage Detection (LVD) circuit detects VDD < VTH condition and can be used to generate an interrupt or reset condition. LVD defaults to disabled state to save power. An enabled LVD circuit consumes about 100uA to 200uA. The LVDTHD[6-0] sets the compare threshold according to the following equation when LVDTHV is the detection voltage.




Figure 19-1 LVD Threshold VS LVDTHD[6-0]

LVDCFG (0xA010) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected except bit 0 LVTIF

	7	6	5	4	3	2	1	0
RD	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF
WR	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF
	/DEN /REN /TEN /DFLTEN	LVR syste LVT interr	Enable bit. L' em reset. Enable bit. L\	VREN = 1 allo	supply voltage ows low voltag ws low voltag	ge detection c	onditions to c	



LVDFLTEN = 1 enables a noise filter on the supply detection circuits. The filter is set
at around 30usec.
RSTN Active Analog Filter Enable
RSTNFLEN = 1 enables an analog noise filter on the RSTN input pad active
detection circuits. The filter is set at around 4usec. This is further filtered by a digital
circuit to filter out any noise less than 4msec.
Low Voltage Detect Interrupt Flag
LVTIF is set by hardware when LVD detection occurs and must be cleared by
software.

LVDTHD (0xA011) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected

	7	6	5	4	3	2	1	0
RD	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0
WR	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0

LVDTHD = 0x00 will set the detection threshold at its maximum, and LVDTHD = 0x7F will set the detection threshold at its minimum.

LVDHYS (0xA012) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0
WR	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0

To ensure a solid Low Voltage detection, a digital controlled hysteresis is used. If LVDHYEN = 1, when LVD is asserted a new threshold, it is defined by LVDHYS[6-0] instead of LVDTHD[6-0]. In typical applications, LVDHYS[6-0] should be set to be smaller than LVDTHD[6-0] such that recovery voltage is higher than the low voltage detection voltage.



20. IOSC and SOSC

20.1 IOSC 16MHz/32MHz

An on-chip 16MHz/32MHz Oscillator with low-temperature coefficient provides the system clock to the CPU and other logic. IOSC uses VDDC as the power supply and can be calibrated and trimmed. The accuracy of the frequency is +/- 2% within the operating conditions. This oscillator is stopped and enters into standby mode when CPU is in STOP/SLEEP mode and resumes oscillation when CPU wakes up.

IOSCITRM (0xA001) IOSC Coarse Trim Register R/W (0x01) TB Protected

	7	6	5	4	3	2	1	0	
RD		SSC	[3-0]		SSA	SSA[1-0]		TRM[1-0]	
WR		SSC	[3-0]		SSA	[1-0]	ITRM	1[1-0]	
SS	SSC[3-0] SSC[3-0] defines the spread spectrum sweep rate. If SSC[3-0] = 0000, then the spread spectrum is disabled.							hen the	
	SA[1-0] RM[1-0]	frequ SSA SSA SSA SSA	spread spectrum is disabled. SSA[1-0] defines the amplitude of spread spectrum frequency change. The frequency is changed by adding SSA[1-0] range to the actual IOSCVTRM[7-0]. SSA[1-0] = 11, +/- 32 SSA[1-0] = 10, +/- 16 SSA[1-0] = 01, +/- 8 SSA[1-0] = 00, +/- 4 ITRM[1-0] is the coarse trimming of the IOSC.						
	 DM (0 A 000)			D/W/ (0v00) .					

IOSCVTRM (0xA002) IOSC Fine Trim Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0
RD	IOSCVTRM[7-0]							
WR	IOSCVTRM[7-0]							

This register provides fine trimming of the IOSC frequency. The higher the value of IOSCVTRM, the lower the frequency is.

The manufacturer trim value is stored in IFB and is trimmed to 16MHz. The user program provides the freedom to set the IOSC at a preferred frequency as long as the program is able to calibrate the frequency. Once set, the IOSC frequency has an accuracy deviation within +/- 2% over the operating conditions. The following lists the range of the typical IOSC frequency for each trimming setting.


ITRM[1:0] = 2'b11, IOSC=27.4-36.8MHz


ITRM[1:0] = 2'b10, IOSC=25.5-34.3MHz

ITRM[1:0] = 2'b01, IOSC=14.1-19.2MHz

ITRM[1:0] = 2'b00, IOSC=12.2—16.5MHz

A hardware Spread Spectrum can be enabled for the IOSC. This is controlled by SSC[3-0]. When SSC[3-0] = 0, the spread spectrum is disabled, and IOSC functions normally as a fixed-frequency oscillator. If SSC[3-0] is not 0, then Spread Spectrum is enabled and IOSC frequency is swept according to the setting of SSC[3-0] and SSA[1-0]. The spread is achieved by varying the actual VTRM output to the oscillator circuit., and thus effectively changing the oscillation frequency. The effect of SSC[3-0] and SSA[1-0] is shown in the following graph.





When Spread Spectrum is enabled, the actual controlling output to IOSC is VTRM[7-0] +/- SSA. This is shown in the graph above as the bold curve. The above example shows SSA[1:0] = 01, and the deviation is +/- 8. SSC[3-0] defines the update time in IOSC cycles. Then we can calculate the period of a complete sweep is 4 *



SSC * (2 * SSA+1) IOSC cycles, and we can obtain the sweep frequency from this period. When SS is enabled, the frequency of IOSC varies according to time and setting, and therefore the accuracy of IOSC frequency cannot be guaranteed. Please also note that VTRMOUT is VTRM[7-0] +/- SSA but is bounded by 0 and 255. Therefore, for a linear non-clipped sweep, VTRM[7-0] needs to be within the range of SSA ~ (256-SSA), for example, SSA[10] = 01, then SSA is 8. VTRM[7-0] should be in the range of 8 to 248 to prevent the sweep from being clipped. As Spread Spectrum suggests, the total EMI energy is not reduced, but the energy is spread over a wider frequency range. It is recommended that SS usage should be carefully evaluated and the setting of spread amplitude and the sweep frequency should be chosen carefully to reduce the EMI effect.

20.2 SOSC

An ultra-low power slow oscillator of 128KHz/256KHz is available as a wake-up or sleep mode system clock. SOSC is never powered down and consumes about 1uA from VDDC. SOSC frequency is temperature-dependent typically +/- 20% over the operating range. It can be trimmed using SOSCTRM register.

	7	6	5	4	3	2	1	0
RD	-			SOSCTRM[4]		SOSCT	RM[3-0]	
WR	-	-		SOSCTRM[4]		SOSCT	RM[3-0]	
S	OSCTRM[4]	256	KHz Select					

These bits are used to fine-tune the oscillation frequency.

at 128KHz. The default is 128KHz.

SOSC Trim Setting

If SOSCTRM[4] = 1, the SOSCH is centered at 256KHz. If it is 0, then it is centered

No matter SOSCTRM[4]'s value, the SOSC is typical 128KHz and SOSC32KHz is

SOSCTRM (0xA007) SOSC Trim Register R/W (0x08) TB Protected




Figure 20-2 SOSC slow oscillator function block

20.3 Clock Output

SOSCTRM[3-0]

The internal clock can be selected to output from GPIO.

	(0							
	7	6	5	4	3	2	1	0
RD	CLKOEN	CLKSE	EL[1-0]			CLKDIV[4-0]		
WR	CLKOEN	CLKSE	EL[1-0]	L[1-0] CLKDIV[4-0]				
CI	LKOEN LKSEL[1-0]	CLKi CLKi Cloc 00 = 01 = 10 = 11 = CLKi	OEN=1 enabl k Source Sele SYSCLK IOSC SOSC32KHz PLL (reserve OEN shall be	z ed) same as S	YSCLK	CLKSEL to av	oid the output	t glitch.
C	CLKDIV[5-0] Clock Divider The clock output is Clock Source divided by (CLKDIV[4-0] + 1).							

CLKOUT (0xA006) Clock Out Control Register R/W (0x00)



21. 12-Bit SAR ADC (ADC)

The on-chip ADC is a 12-bit SAR-based ADC with a maximum ADC clock rate of 4MHz (2.5V – 5V) or 1MHz (1.8V – 2.4V). The ADC uses VDDC (1.5V typical) as a full-scale reference. Typical ADC accuracy is about 9.5 bit to 10 bit at 1.5V reference with the input range between 0.2V to 1.5V. The ADC has four intrinsic channels. ADCHA and ADCHB are further connected to GPIO's analog I/O switches to expand multiplexed inputs. TPS is connected to an internal temperature sensor with a positive temperature coefficient. VPS is 1/5th of VDDH. When enabled, the ADC consumes about 1mA of current. The ADC also includes hardware to perform the resulting average. The average can be set to 1 to 8 times. ADC conversion can be software triggered or hardware triggered. Hardware trigger sources include Timer with Compare/Capture CC events, PWM Center, and Zero events.




Figure 21-1 12-bit SAR ADC block diagram

ADCCFG (0xA9) ADC Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ADCEN		ADCCS[2-0]		ADCFM	TRGTC	-	TRGPWM
WR	ADCEN		ADCCS[2-0]		ADCFM	TRGTC	-	TRGPWM

ADCEN

ADC Enable bit

ADCEN=1 enables ADC.

ADCEN=0 puts ADC into power down mode.

When ADCEN is set from 0 to 1, the program needs to wait at least 20us to allow analog bias to stabilize to ensure ADC's proper functionality.

ADCCS[2-0]

	9	
ADC	Clock	Divider

ADCCS[2-0]	ADC CLOCK
0	SYSCLK/2
1	SYSCLK/4
2	SYSCLK/8
3	SYSCLK/16
4	SYSCLK/32
5	SYSCLK/64
6	SYSCLK/128



		A	DCCS[2-0]		ADC CLOCK							
			7		SYSCLK/256							
AD	OCFM		ADC Result Format Control bit									
			ADCFM = 1 sets ADC result as MSB justified. ADCH contains the MSB bit of the result. ADCL[7-4] contains LSB results and ADCL[3-0] is filled with 0000.									
					LSB results and A							
					. ADCL contains the							
	GTC			Frigger Enal								
	GPWM				Trigger Enable							
CCTL	A (0xCE) AE											
	7	6	5	4	3	2	1	0				
RD	AVG	[1-0]	CH	ISEL[1-0]	SHEI	V[1-0]	ADCINTE	BUSY				
WR	AVG	[1-0]	CHSEL[1-0] SHEN[1-0]				ADCINTE	CSTART				
A۷	/G[1-0]	the	setting is c	hanged only	dware averaging lo / when ADC is stop aged in sequence.	oped. If multi	ple channels					
			AVG1	AVG0	ADC Res	ult						
			0	0	1 Times Ave	rage						
			0	1	2 Times Ave	rage						
			1	0	4 Times Ave	rage						
			1	1	8 Times Average							
CH	ISEL[1-0]	AD	C Channel	Select								
		C	HSEL[1]	CHSEL[0]	ADC Chan	nel						
			0	0	ADCHA							
			0	1	ADCHE							
			1	0	Temperate	ure						
			1	1	1/5 VDE)						
S⊦	IEN[1-0]	Sar	mple and H	old Enable								
		S	HEN[1]	SHEN[0]	S/H Tim	e						
			0	0	Pass Thro	ugh						
			0	1	1 ADCCL	.K						
			1	0	2 ADCCL	.K						
			1	1	3 ADCCL	.K						
BL	JSY		C Status									
			BUSY is set to 1 by hardware when ADC is in conversion.									
CS	START	Sof	Software Start Conversion bit Set CSTART=1 to trigger an ADC conversion on selected channels. This bit is self-									

ADCCTLB (0xB9) ADC Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	ADCTCF	-	ADCPWMF	-	-	-	ADCIF
WR	-	ADCTCF	-	ADCPWMF	-	-	-	ADCIF
	DCTCF	ADC conv clear	ersion is indic	hardware aft cated by ADC CIF is cleared	IF. It can be c		bletion of the A tware and is f	



ADCPWMF is set by hardware after the triggering. The completion of the ADC conversion is indicated by ADCIF. It can be cleared by software and is forced to be cleared when ADCIF is cleared.

ADCIF

ADC Conversion Completion Interrupt Flag bit

ADCIF is set by hardware when a conversion completes. If ADC interrupt is enabled, this also generates an interrupt. This bit must be cleared by software. Clearing ADCIF also clears all flags.

ADCL (0xBA) ADC Result Register Low Byte RO (0xXX)

	7	6	5	4	3	2	1	0		
RD	ADCL[7-0]									
WR		-								

ADCH (0xBB) ADC Result Register High Byte RO (0xXX)

	7	6	5	4	3	2	1	0			
RD		ADCH[7-0]									
WR		-									

If ADC is in conversion and another start or trigger is initiated, the result is undefined. Typically, the new start and trigger are ignored.



22. Analog Comparators (ACMP) and 8-bit DAC

There are four analog comparators as its on-chip external peripherals. When enabled, each comparator consumes about 250uA. The input signal range is from 0 to VDD. There are two 8-bit R-2R DAC associated with the comparators to generate the compare threshold. The R-2R DAC uses the internal 1.5V supply as the full-scale range, and thus limits the comparator threshold from 0V to 1.5V in 256 steps. Comparator A can select either VTH0 or VTH1 as the threshold. Comparator B/C/D can also select between VTH0 and the external threshold. VTH1 is also sent to a unity gain buffer as the DAC output. The buffer can supply or sink up to 150uA. Individual comparator when enabled consumes about 80uA/each, and the unity gain buffer consumes about 400uA/800uA under 3V/5V supply conditions.

The CPU can read the real-time outputs of the comparator directly through register access. The output is also sent to an edge detector and any edge transition can be used to trigger an interrupt. The stabilization time from off state to an enabled state of the comparator block is about 20usec. The block diagram of the analog comparator is shown in the following diagram.




Figure 22-1 ACMP and 8-bit DAC block diagram

CMPCFGAB (0xA038) Analog Comparator A/B Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB
WR	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB

CMPENA

Comparator A Enable bit. Set to enable the comparator.

When CMPENA is set from 0 to 1, the program needs to wait at least 20us allowing analog bias to stabilize to ensure comparator A's proper functionality.



THSELA	Comparator A Threshold Select bit. THSELA = 0, the comparator A uses VTH0 as the threshold. THSELA = 1, the comparator A uses VTH1 as the threshold.
INTENA	Set to enable the comparator A's interrupt.
POLA	Channel A Output polarity control bit
	POLA=0 sets default polarity.
	POLA=1 reverses the output polarity of the comparator.
CMPENB	Comparator B Enable bit. Set to enable the comparator.
	When CMPENB is set from 0 to 1, the program needs to wait at least 20us allowing analog bias to stabilize to ensure comparator B's proper functionality.
THSELB	Comparator B Threshold Select Bit. THSELB = 0, the comparator B uses VTH0 as the threshold. THSELB = 1, the comparator B uses an external threshold.
INTENB	Set to enable the comparator B's interrupt.
POLB	Channel B Output polarity control bit
	POLB=0 sets default polarity.
	POLB=1 reverses the output polarity of the comparator.

CMPCFGCD (0xA039) Analog Comparator C/D Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD
WR	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD

CMPVTH0 (0xA03A) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		VTH0 Register									
WR		VTH0 Register									

CMPVTH0 register controls the comparator threshold VTH0 through an 8-bit DAC. When set to 0x00, the threshold is 0V. When set to 0xFF, the threshold is 1.5V. When not used, it should be set to 0x00 to save power consumption.

CMPVTH1 (0xA03B) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		VTH1 Register									
WR		VTH1 Register									

CMPVTH1 register controls the comparator threshold VTH1 through 8-bit DAC. When set to 0x00, the threshold is 0V. When set to 0xFF, the threshold is1.5V. When not used, it should be set to 0x00 to save power consumption. VTH1's DAC level is also used for DAC voltage output.



CMPST (0xA03D) Analog Comparator Status Register R/W (0x00)

	, ,	• •			· /	•		•				
	7	6	5	4	3	2	1	0				
RD	CMPIFD	CMPIFC	CMPIFB	CMPIFA	CMPSTD	CMPSTC	CMPSTB	CMPSTA				
WR	CMPIFD	CMPIFC	CMPIFB	CMPIFA	FILEND	FILENC	FILENB	FILENA				
CI	MPIFD				. This bit is se			d and the				
CMPIFC		comparator D setting is enabled. This bit must be cleared by software. Comparator C Interrupt Flag bit. This bit is set when CMPSTC is toggled and the comparator C setting is enabled. This bit must be cleared by software.										
		Comparator B Interrupt Flag bit. This bit is set when CMPSTB is toggled and the comparator B setting is enabled. This bit must be cleared by software.										
CI	MPIFA	Comparator A Interrupt Flag bit. This bit is set when CMPSTA is toggled and the comparator A setting is enabled. This bit must be cleared by software.										
CI	MPSTD	Comparator D Real-time Output. If the comparator is disabled, this bit is forced to low.										
CI	MPSTC	Comparator C Real-time Output. If the comparator is disabled, this bit is forced to low.										
CI	MPSTB	Com low.	parator B Rea	al-time Output	t. If the compa	arator is disab	led, this bit is	forced to				
CI	MPSTA	Comparator A Real-time Output. If the comparator is disabled, this bit is forced to low.										
FI FI	LEND LENC LENB LENA	Com Com	parator C Dig parator B Dig	ital Filter Ena ital Filter Ena	ble. Filter is 1 ble. Filter is 1 ble. Filter is 1 ble. Filter is 1	6 SYSCLK. 6 SYSCLK.						

DACCFG (0xA03C) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA			
WR	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA			
D	ACEN	DAC Enable									
		DAC	EN=1 turns o	n the DAC ou	itput buffer.						
		DAC	EN=0 turns o	ff the DAC ou	itput buffer.						
V	DDCCMPA	Force	e CMPINA as	VDDC.							
					CMPINA to V						
					IA and GPIO		VDDC is expo	osed on			
		GPIO pin so testing and trimming of VDDC can be done.									
D	ACTEST	DAC/ADC Test Mode									
		DACTEST=1 connect DACOUT to ADC's ADCHB input internally. This needs									
		software to perform DAC output and ADC conversion.									
CI	MPHYSD	Comparator D Hysteresis Disable									
		CMPHYSD = 0 disables the hysteresis of Comparator D CMPHYSD = 1 enables the hysteresis (typical 10mV) of Comparator D.									
						al 10mV) of C	omparator D.				
CI	MPHYSC			steresis Disab							
					steresis of Co	•					
0				•	teresis (typica	al 10mV) of C	omparator C.				
Ci	MPHYSB			steresis Disab		n n n n n n n n D					
		CMPHYSB = 0 disables the hysteresis of Comparator B CMPL/ $(SP = 4 \text{ such as the hysteresis} (hmisel 40m))) of Comparator P$									
CMPHYSB = 1 enables the hysteresis (typical 10mV) of Comparator B. CMPHYSA Comparator A Hysteresis Disable											
CMPHYSA Comparator A Hysteresis Disable CMPHYSA = 0 disables the hysteresis of Comparator A											
CMPHYSA = 0 disable CMPHYSA = 1 enables							omporator A				
		CIVIP	$\pi i SA = i en$	ables the hys			omparator A.				




23. Touch Key Control III

TK3 is an enhanced TK2 implementation with differential dual slope operations. The capacitance to time conversion goes through two phases of charge transfer: One is charging up and the other one is discharging down using two thresholds equally spaced from ½ VDDC. Each charge transfer is obtained by subtraction of charge on internal reference capacitance and key capacitance. The difference of charge/discharge counting behavior is used to determine the key capacitance change in the ratio of internal capacitance. Better noise immunity from power, ground, and common-mode is achieved by dual-slope operation. Better S/N can also be achieved because the only differential charge is used for the transfer, and the internal capacitance exhibits better temperature and environmental stability making the conversion result less sensitive to these changes.

CREF, the integration capacitor of the charge transfer, is connected to P17 through ANIO multiplexer and CKEY is connected to other GPIO through multiplexer. A replica signal of CKEY is provided through a buffer and routed out as SHIELD through GPIO. The shield signal can be used to cancel the mutual capacitance effect from the neighboring signal trace of the detected key and provides better noise immunity against moisture or water.

To detect if a key is pressed, the duty count value TKLDT[15-0] or TKHDT[15-0] can be processed by software and compared with an average non-pressing duty count. The hardware can also be configured to autorepeat accumulations of the duty cycle count to filter the sporadic noise effect. Since the comparator output should be a random duty with an average equal to the capacitance ratio, for low-frequency noise rejection, the hardware can be set to reject a continuous high or low comparator output that exceeds long durations. For high-frequency noise rejection, the hardware includes a pseudo-random sequence that randomizes the timing sequences of charge and discharge. A slow-moving average of the duty count value is stored in TKBASE[15-0] and software can use this for baseline calculation to auto compensate for environmental change.

Issuing a START command in the TK3CFGD register starts a conversion sequence that accumulates the comparator output into a count value. The count value and the total number of the cycle of the sequence can then be calculated to obtain the capacitance of the key. The timing diagram of the TK3 in normal operation is shown in the following diagram. CREF is first equalized to VREFX which is in close range of VREF. When a START command is issued, the first few edges of the comparator output are ignored to avoid any noise caused by the VREFX switching. And then the comparator output is accumulated into DTYL and DTYH registers. A sequence can consist of several conversion cycles depending on the RPT setting, and DTYL and DTYH maintain accumulation to obtain higher resolutions. After the sequence is completed, CREF is also connected to VREFX to stay ready for the next sequence to start.





TK3 can be set into low power auto-detect mode by setting AUTO bit in TK3CFGA. In this mode, an ultra-low power comparator is used and the clock for TK3 should be set to SOSCH. This mode can be used specifically for touch key wakeup during the MCU sleep mode. The total power consumption of TK3 in this mode is less than 20uA. A threshold register can be set to determine the auto-detect threshold either in absolute value or relative value versus the slow-moving baseline value. When the duty count value exceeds the threshold value, a wakeup and an interrupt are generated to CPU. The timing diagram for auto mode detection and entering into SLEEP mode is shown in the following diagram. Note the actual start of the sequence is delayed by AUTO START DELAY setting. This allows the internal VDDC to stabilize from switching normal mode to sleep mode supply regulators.

IS310	S8979							LUMISSIL
TK3EN	AUTO=1 START	ACT ST/						
	↓	-IDLE=1		SEQUE	NCE 1			SEQUENCE 2
	VREFX	VREF1X SLEEP MODE		VREF SLEEP MODE				
			 	RPT=1		RPT=2		RPT=1
	хххх	AUTO START DELAY	INI EDGES	DUTY ACC # OF CYCLES	INI EDGES	DUTY ACC # OF CYCLES	INI EDGES	DUTY ACC # OF CYCLES
				SI	EEP MOD)E		

Figure 23-2 Timing diagram of Auto Detection in Sleep mode

TK3CFGA (0xA018) TK3 Configuration Register A R/W (0x00)

	, <u>, , , , , , , , , , , , , , , , , , </u>		-		1			
	7	6	5	4	3	2	1	0
RD	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO
WR	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO
TI	K3EN	TK3	Enable	•			·	•
		TK3E	EN=0 disable	s the TK3 circ	cuits and clear	s all states.		
				normal opera				
C	MPHYS[1-0]		• •	eresis Enable				
			+30mv hyste					
			+20mv hyste					
			-10mv hyster					
			-40mv hyster					
R	EFSEL		leference Lev	1/2 VDDC as				
				2/3 VDDC as				
S	HIELDEN		d Output Buf		a reference			
0	INCLUEN		•		ld signal buffe	r The buffer	consumes ab	out 200uA
			n enabled.					001 2000/1
TI	KIEN	ТКЗ	Interrupt Ena	ble				
					rrupt. TK3 inte			
					ng the repeat			
					when TKIEN =	= 1 and AUTC	0 = 1 after the	auto-
			ction threshol		ed, TKIF is als	o cot to 1 by b	ardwara	
ті	KLPM		Low Power M				laiuware.	
				nal mode ope	erations			
					nto ultra-low p	ower mode a	nd should be	used in auto
					this mode, TI			
A	UTO		Wake Up Mo					
	AUTO=1 enables auto detect mode. In auto mode, the current duty count register							
					e plus thresho			
count value is higher than the threshold value, then an interrupt and a wakeup ar generated.							akeup are	
		-		normal detec	t mode. In nor	mal mode w	riting START	with "1"
					e, and when th			
			rated.			-	,	•
TKOCEC		TK2 Configu	ration Docio		(00)			

TK3CFGB (0xA019) TK3 Configuration Register B R/W (0x00)

			2	2	1	0		
	1	0	5	4	3	2	-	U
RD	RPT	RPT[1-0] INI[1-0]		ASTDLY[1-0]		LFNF[1-0]		
WR	RPT	[1-0]	INI[1-0]	ASTDLY[1-0]		LFNF	-[1-0]
R	PT[1-0]	Repe	eat Sequence	Count				

00 = No Repeat



	01 = 4 times
	10 = 8 times
	11 = 16 times
INI[1-0]	Initial Settling Delay
	INI[1-0] defines the number of TKCLK periods for the initial settling of CREF. The delay is set to (INI[1-0] + 1) * 4 * TKCLK.
ASTDLY[1-0]	Auto Mode Start Delay
	STDLY[1-0] inserts an inter-sequence idle time of (ASTDLY[1-0] + 1) * 256 TKCLK at each sequence start. This delay allows the stabilization time of VREFX from normal mode to sleep mode.
LFNF[1-0]	Low-Frequency Noise Filter Setting
	00 = disables LFNF
	Noise injection longer than LFNF[1-0] * 8 times is ignored.
	Please note: In the presence of such noise, the cycle count still continues. The end result is that the sum of DUTYL and DUTYH will not equal to cycle count.

TK3CFGC (0xA01A) TK3 Configuration Registers C R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN		
WR	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN		
	EOW[1-0]	00 = 01 = 10 = 11 = The regis Cycl 000 001 010 101 110 111 The	32 average 64 average 128 average 256 average duty value is ster through m e Count of ea = 1024 = 2048 = 4096 = 8192 = 12288 = 16384 = 32768 = 65536 cycle count is	averaged by noving averag ich conversion	SLOW[1-0] co je. n sequence	nt. And it is re	peated if RP	Γ is not 0.		
В	BASEINI	Base If BA BAS If BA	eline Initial Va SEINI = 1, th ELINE registe SEINI = 0, th	lue en the first D ⁻ er as its initial en the value v	n always ends TYL count after value to start written in BAS moving avera	er entering au moving avera ELINE before	to mode is loa age.	aded to the		
Т	HDSEL	Thre THD the in	used as the initial value to start moving average. Threshold Value Setting THDSEL = 0 uses TKTHD[15-0] as the threshold to compare with DTYL to generate the interrupt and wakeup THDSEL = 1 uses TKTHD[15-0] + TKBASE[15-0] as the threshold.							
A	UTOLFEN	If AL If AL The Softv	THDSEL = 1 uses TKTHD[15-0] + TKBASE[15-0] as the threshold. Low-Frequency Noise Filtering in Auto mode If AUTOLFEN = 0, then low-frequency noise filtering in auto mode is disabled. If AUTOLFEN = 1, then low-frequency noise filtering in auto mode is enabled. The low noise filtering status flag is still valid regardless of AUTOLFEN setting. Software can determine if the current conversion result needs to be discarded by checking LFNF flag.							



	7	6	5	4	3	2	1	0					
RD		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	BUSY					
٨ĸ		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	START					
C	CHG[2-0]	Charge Capacitance Select											
		000 = 10 pF											
		001 = 20pF											
			₌ 30pF										
			⊧ 40pF										
			= 50pF										
			= 60pF										
			= 70pF										
			111 = 80pF										
AS	STDLYEN		Auto Start Delay Enable										
		ASTDLYEN = 1 enables ASTDLY[1-0] delay start for auto mode.											
			ASTDLYEN = 0 disables ASTDLY[1-0] delay. Pseudo Random Sequence Enable										
P	SRDEN	Pseudo Random Sequence Enable											
		PSRDEN = 1 enables the random sequence in conversion											
	NF	-	PSRDEN = 0 disables										
L		Low-Frequency Noise Detection Flag											
		LFNF is set by hardware if in the present conversion a Low-Frequency Noise is detected. LFNF needs to be cleared to "0" by software											
Τŀ	۲IF	TK3 Interrupt Flag											
				dware when a	TK3 interrup	t occurred by	either conver	sion					
				ted or a valid									
			/ software.										
S	TART	Start	Start Conversion										
		Writing "1" into START initiates the conversion sequence. It is cleared by hardware											
				is complete. P	lease note the	at writing AU	ΓO "1" also st	arts the					
-	10)/	conversion in auto mode.											
Bl	JSY		ersion Statu			4							
		BUSY is set to 1 by hardware and it indicates the conversion sequences are still running.											
		runni	ng.										

TK3CFGD (0xA01B) TK3 Configuration Registers D R/W (0x00)

TK3CFGE (0xA00C) TK3 Configuration Register E R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		•	-		TKCS[3-0]				
WR		- TKCS[3-0]							
TI	<cs[3-0]< th=""><th>TKC TKC TKC TKC TKC TKC TKC TKC TKC TKC</th><th>S[3-0] = 1001 S[3-0] = 1110 S[3-0] = 1111 S[3-0] = 0the</th><th>SYSCLK/2 SYSCLK/4 SYSCLK/6 SYSCLK/10 SYSCLK/16 SYSCLK/32 SYSCLK/256 SYSCLK/256 SOSCH/2 SOSCH/4</th><th>i</th><th>to wakeup.</th><th></th><th></th></cs[3-0]<>	TKC TKC TKC TKC TKC TKC TKC TKC TKC TKC	S[3-0] = 1001 S[3-0] = 1110 S[3-0] = 1111 S[3-0] = 0the	SYSCLK/2 SYSCLK/4 SYSCLK/6 SYSCLK/10 SYSCLK/16 SYSCLK/32 SYSCLK/256 SYSCLK/256 SOSCH/2 SOSCH/4	i	to wakeup.			



гизинт	CS8979 YL (0xA01C)			aistor L PO	(0~00)			
KJIDI	7	6	5	4	3	2	1	0
RD	1	U	J			2		U
				TK3HD	1 1[7-0]			
WR					-			
K3HDT	YH (0xA01D)		-	egister H RO				
	7	6	5	4	3	2	1	0
RD				Т	K3HDTY[15	-8]		
WR					-			
FK3LDT	YL (0xA01E)	TK3 Low Du	ity Count Re	gister L RO (0x00)			
	7	6	5	4	3	2	1	0
RD				TK3LD	TY[7-0]			
WR				-	-			
K3LDT	YH (0xA01F)	TK3 Low Du	ity Count Re	gister H RO ((0x00)			
	7	6	5	4	3	2	1	0
RD				TK3LD1	Y[15-8]			L
WR				-				
TK3BAS	EL (0xA028)	TK3 Baselin	e Register I	R/W (0x00)				
	7	6	5	4	3	2	1	0
RD			-	TK3BA	SE[7-0]			-
WR				TK3BA				
					0_[1 0]			
INJDAJ	EH (0xA029) 7	6	5	4	3	2	1	0
RD	1	U	5	TK3BAS		2	•	0
WR				TK3BAS				
					o⊏[10-0]			
rk3thd	L (0xA02A)				•			
	7	6	5	4	3	2	1	0
RD				TK3TH				
WR				TK3TF	ID[7-0]			
FK3THD	H (0xA02B)		-	HR/W (0x00)				
	7	6	5	4	3	2	1	0
RD				ТКЗТН	D[15-8]			
WR				ТКЗТН	D[15-8]			
FK3PU (0xA02C) TK	3 DC Pull-Up	Control Reg	ister R/W (0)	(00)			
	7	6	5	4	3	2	1	0
RD	PUIEN	PUREN	-	-		PU[[3-0]	
ΚD								

PUIEN	Pull-up DC Current Enable
PUREN	Pull-up DC Resistor Enable
PU[3-0]	Pull-up Selection





For DC current, PU[3-0] enables 8uA/4uA/2uA/1uA current source. For Resistor, PU[3-0] enables 5K/10K/20K/40K resistor.



24. Active Proximity Sensor

The active proximity sensor uses mutual capacitance sensing by driving a transmit electrode and sensing the electric field change at the receive electrode. This is shown as the following illustrations.




Figure 24-1 Active Proximity Sensor Illustration

On the left, an AC excitation voltage is driving the TX electrode and leads to an electric field established between the TX electrode and the RX electrode. When a mass-conductive object such as finger approaches, the flux lines between the electrodes get disturbed. Using a charge sense amplifier, the change of flux lines can be amplified and thus accomplishes proximity sensing. In the diagram, we can see that if the distance between TX and RX electrodes is farther, then the detection of proximity can be at a longer range. We can also see that a larger amplitude of TX output can lead to easier proximity detection.

The proximity sensor is tightly coupled with the Touch Key controller. It consists of an excitation waveform generator, and a synchronous charge amplifier followed by a programmable amplifier as the sense amplifier. The output of the sense amplifier is connected as an input to the Touch Key Controller and the TK controller is used to detect the change of sense amplifier output as proximity detections. A typical excitation signal operates at a frequency between 64KHz to 128KHz. Since Proximity Sensor (PS) is at the same clock domain as the TK controller, setting TK clock will determine the excitation frequency. Typically, it should use SOSCH/2 for TK clock.




Figure 24-2 Proximity Sensing Operation

Please note that the output PSTX is routed to externally through the multi-function selection of the GPIO. Hence any GPIO pin can be used for PSTX purposes. The input PSRX keys share the ANIO multiplexer used for TK's shield output. When PS is enabled, TK's shield function must be disabled.

APSCFGA (0	xA008) Activ	Proximity	Sensor Co	onfiguration	Register /	A R/W (0x00)
			0011301 0	onnguration	Register /	

	7	6	6 5 4 3 2 1 0								
RD	APSEN		RXCAL[6-0]								
WR	APSEN		RXCAL[6-0]								
	PSEN XCAL[7-0]	APS outp	ut.		APS is enable Calibration	ed, the TK cor	ntroller is conr	nected to PS			



RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary-weighted capacitance arrays. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF RXCAL[4] = 1, 512fF RXCAL[5] = 1, 1024fF RXCAL[6] = 1, 2048fF The range is 32fF to 4pF.

APSCFGB (0xA009) Active Proximity Sensor Configuration Register B R/W (0x78)

	7	6	5	4	3	2	1	0		
RD		CREFS	EL[3-0]		CAGAIN[3-0]					
WR		CREFS	EL[3-0]		CAGAIN[3-0]					
	REFSEL[3-0] AGAIN[3-0]	This capa Each CRE CRE CRE Idea Chai Each Chai Each Chai Each capa TX/F amp is hig CAG CAG CAG	is equivalent acitance is 400 bit of CREF FSET[0] = 1, FSET[1] = 1, FSET[2] = 1, FSET[3] = 1, FSET[3-0]=0 Ily, CREF sho rge Amplifier free Amplifier free Amplifier free Amplifier bit of CAGA acitor of the cl X electrodes lifier. The sma gher too. AIN[0] = 1, 6 AIN[1] = 1, 1, 2 AIN[2] = 1, 2 AIN[3] = 1, 5	SEL[3-0] sele 64fF 128fF 256fF 512fF 000 is not allo ould be set to Gain Setting is always ena IN[3-0] select arge amplifie and the feed aller the feed 4fF 28fF 56fF	ting of TK con cts a binary w between 400f bled when PS s a binary we br. The ratio of back capacito back capacita	F to 800fF. is enabled ighted capacit the mutual c r can decide t	citor array. tor array for t apacitance b the gain of th	he feedback etween		

APSCFGC (0xA00A) Active Proximity Sensor Configuration Register C R/W (0x27)

	7	6	5	4	3	2	1	0
RD	PGAEN		PC[2-0]			PGASI	ET[3-0]	
WR	PGAEN		PC[2-0]			PGASI	ET[3-0]	
P	GAEN C[2-0] GASET[3-0]	Powe PC[2 on or highe requi PC[0 PC[1 PC[2 PC[2 PC[2 PGA GAIN Maxi Minir	The of the binates res a faster solution] = 1, 0.4uA] = 1, 0.8uA] = 1, 1.6uA -0] = 000 is no Gain Setting N = 8 / (4 * PC) mum gain is a num gain is 1	tting ower consum ry-weighted of faster speed tettling time of hot allowed. GASET[3] + 2 8 when PGAS	* PGASET[2] ET[3-0]=000 ET[3-0]=1111	s. The highe c receive cap s. + PGASET[1 1 or 0010.	r the setting r acitance is hig	gh which





APSCFO	GD (0xA00B)	Active Proxi	mity Sensor	Configuratio	on Register D	R/W (0x07)	

	7	6	5	4	3	2	1	0
RD		-			PSLOAD[3-0]			
WR		-				PSLO/	\D[3-0]	

PSLOAD[3-0]

Output Load Setting

This set is the pseudo load of TK controller. This load is only active when APSEN =

1. PSLOAD[0] = 1, 115fF PSLOAD[1] = 1, 230fF PSLOAD[2] = 1, 460fF

PSLOAD[3] = 1, 920fF



GPIO Multi-Function Select and Pin Interrupt 25.

Each IO pin has a configurable IO buffer that can meet various interface requirements. The GPIO pins can be configured as an external pin interrupt input or for wakeup purposes. Each port has edge detection logic and a latch for rising and falling edge detections. During hardware reset and after, the IO buffer is put in a high impedance state with all drives disabled.




Figure 25-1 GPIO Multi-Function Select and Pin Interrupt

IOCFGO (0xA100 – 0xA10F) IO Buffer Output Configuration Registers R/W (0x00)

	Color Color Allo – axalla filo Buller Culput Collingulation Registers NW (0x00)									
	7	6	5	4	3	2	1	0		
RD	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN		
WR	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN		
	POL DRVEN	Input Polarity IPOL=1 reverses the input logic. IPOL=0 is for normal logic polarity. Output PMOS driver enable. Set this bit to enable the PMOS of the output driver.								
NDRVEN		Outp	DISABLE is the default value. Output NMOS driver enable. Set this bit to enable the NMOS of the output driver. DISABLE is the default value.							
0	POL	•	Output Polarity Control Output buffer data polarity control							
A	NEN2	Anal	og MUX 2 en	ables control.			pin to the inte	rnal analog		
ANEN1			Analog MUX 1 enables control. Set this bit to connect the pin to the internal analog peripheral ANIO1. DISABLE is the default value.							
PUEN			Pull-up resistor control. Set this bit to enable a pull-up resistor connection to the pin. The pull-up resistor is approximately 6K Ohm. DISABLE is the default value.							
P	DEN		Pull down resistor control. Set this bit to enable pull-down resistor connection to the pin. The pull-down resistor is approximately 6K Ohm. DISABLE is the default value.							

IOCFGI (0xA110 – 0xA11F) IO Buffer Input Configuration Registers R/W (0x00)

	7	6	5	4	3	2	1	0
RD	PI1EN	PI0EN	RIF	FIF	INEN	OERRF	DSTAT	INSTAT
WR	PI1EN	PI0EN	RIEN	FIEN	INEN	OERREN	DBN	[1-0]
PI1EN		Pin I	nterrupt 1 Ena	able				
PI0EN		Pin li	nterrupt 0 Ena	able				

Pin Interrupt 0 Enable

RIEN



51000313	
RIF	Rising Edge Pin Interrupt Flag RIF is set to 1 by hardware after either a PI1 or PI0 rising edge interrupt has occurred. RIF must be cleared by software writing RIEN with "0". RIEN needs to be enabled if the next rising edge interrupt is required.
FIEN	Falling Edge Pin Interrupt Enable
FIF	Falling Edge Pin Interrupt Flag
	FIF is set to 1 by hardware after either a PI1 or PI0 falling edge interrupt has occurred. FIF must be cleared by software writing FIEN with "0". FIEN needs to be enabled if the next falling edge interrupt is required.
INEN	Input Buffer Enable
	INEN=1 enables the input buffer.
	INEN=0 disables the input buffer. In the disabled state, the output of the input buffer is logic 0.
	If the input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling the input buffer can remove DC leakage of the input buffer
	due to this reason.
OERREN	Output Error Interrupt Enable
	OERREN=1 enables output error detection and interrupt. The output value is compared with the input value sampled after three SYSCLK delays. The comparison is performed whenever the output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise, only the flag OERRF is set to 1 for a mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0.
OERRF	Output Error Flag
DSTAT	Real Time Status after De-bounce. DSTAT is read-only. Please note that the de-bounced input is used for generating interrupts, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit.
INSTAT	Real Time Status of Input Buffer. INSTAT is read-only.
DBN[1-0]	De-Bounce Time Setting 00 – OFF
	01 – 4 SOSC32KHz (125usec)
	10 – 16 SOSC32KHz (500usec)
	11 – 64 SOSC32KHz (2msec)
CFG (0xA120 – 0x A12	2F) Port Multi-Function Configuration Registers R/W (0x00)

MFCFG (0xA120 – 0x A12F) Port Multi-Function Configuration Registers R/W (0x00) 7 6 5 4 3 2 1 RD MECEG[7-0]

RD	MFCFG[7-0]
WR	MFCFG[7-0]

Please see PIN OUT section for description of each port multi-function selection.

0



26. Information Block IFB

There are two IFB blocks and each contains 128x16 bit information. The address 0x000 to 0x03F in the first IFB is used to store manufacturer information. Address 0x040 is for boot code wait time, and 0x041 to 0x043 are used for boot code. The first IFB can be erased only in Writer Mode and can be written using Flash Controller for addresses beyond 0x40. This is to protect any alteration of the manufacturer and calibration data. The 2nd IFB is open for erase/write for user access. The following table shows the contents of the first IFB for the manufacturer data. Please note that these are in lower LSB bytes. The upper MSB byte contains its corresponding ECC code.

Address	Туре	Description
0x00 - 0x01	М	IFB Version
0x02 - 0x07	М	Product Name
0x08 - 0x09	М	Package and Product Code
0x0A- 0x0B	М	Product Version and Revision
0x0C	М	Flash Memory Size
0x0D	М	SRAM Size
0x0E -0x0F	М	Customer Specific Code
0x10	М	CP1 Information
0x11	М	CP2 Information
0x12	М	CP3 Version
0x13	М	CP3 BIN
0x14	М	FT Version
0x15	М	FT BIN
0x16 -0x1B	М	Last Test Date
0x1C -0x1D	М	Boot Code Version
0x1E	М	Boot Code Segment
0x1F	М	Checksum for 0x00 – 0x1E
0x20	М	REGTRM value for 1.5V
0x21	М	IOSC ITRM value for 16MHz @5V
0x22	М	IOSC VTRM value for 16MHz @5V
0x23	М	LVDTHD value for detection of 4.0V
0x24	М	LVDTHD value for detection of 3.0V
0x25	М	IOSC ITRM value for 32MHz @5V
0x26	М	IOSC VTRM value for 32MHz @5V
0x27	М	IOSC ITRM value for 16MHz @3V
0x28	М	IOSC VTRM value for 16MHz @3V
0x29	М	IOSC ITRM value for 32MHz @3V
0x2A	М	IOSC VTRM value for 32MHz @3V
0x2B -0x2C	М	Temperature Offset LSB/MSB
0x2D	М	Temperature Coefficient
0x2E -0x2F	М	Internal Reference LSB/MSB
0x30	М	SOSC 128KHz Trim
0x31	М	SOSC 256KHz Trim
0x32- 0x33	М	Reserved
0x34	М	Timer 0 High TRIM *



Address	Туре	Description
0x35	М	Timer 0 Low TRIM *
0x36 -0x38	М	Reserved
0x039	М	Checksum for 0x20 – 0x39
0x3A -0x3F	М	Retention Value
0x40	M/U	Boot Code Wait Time. Boot code uses this byte to determine the ISP wait time. This wait time is necessary for a stable ISP. After the user program is downloaded, the wait time can be reduced to minimize power-on time. Each "1" in bit [1-0] constitutes 1 second, bits [3-2] constitutes 2 seconds and bit [7] is I2CSCL2 check. For example, 0b10000111 is 4 second wait time and also checks I2CSCL2 pad status. If I2CSCL2 is low, then a wait time of 6 seconds is used regardless of the bit [3-0] setting. The maximum wait time is 6 seconds, and the minimum wait time is 0 seconds.
0x41 -0x43	М	Reserved
0x44 -0xFF	U	User One-Time Programmable Space

Table 26-1 Information Block (IFB)



27. <u>Writer Mode</u>

Writer Mode (WM) is used by the manufacturer or by users to program the flash (including IFB) through dedicated hardware (Writer or Gang Writer). Under this setup, only WM-related pins should be connected and all other unused pins left floating. Writer mode follows a proprietary protocol and is not released to general users. Users must obtain it through a formal written request to the manufacturer and must sign a strict Non-Disclosure-Agreement. Writer Mode provides the following commands.

ERASE Main Memory

ERASE Main Memory and IFB

READ AND VERIFY Main Memory (8-Byte)

WRITE BYTE Main Memory

READ BYTE IFB

WRITE BYTE IFB

Fast Continuous WRITE

Fast Continuous READ

The writer mode is to protect against code piracy. The default state of the device is locked writer mode. Only ERASEMM and ERASEMMIFB, and READVERIFYMM commands can be executed. It can be unlocked by READVERIFYMM in the range of 0xEFF8 to 0xEFFF. These locations contain an 8-byte security key that users can place to secure the e-Flash contents. The probability of guessing the key is 1 in 2^64 = 1.8E19. Since each trial of READVERIFYMM takes 10usec, it takes about 6E6 years to exhaust the combinations. If the key is unknown, a user can choose to issue the ERASEMM command and then fully erase the entire contents (including the key). Once fully erased, all data in the flash is 0xFF, and it can be successfully unlocked by READVERIFYMM with 8 bytes of 0xFF. Users must not erase the information in IFB and should not modify the manufacturer data. Any violation of this results in the void of the manufacturer's warranty. The following pins are used for e-Flash writer mode. P02 is optional.

PIN	ю	Description	Function
P00	0	Flash serial data output.	SDO
P03	Ι	Flash serial data input	SDI
P01	I	Flash serial clock input.	SCLK
P04	I	Flash serial port enable, low active	SCE
RSTN	l	Write mode entry input using timing sequence	RSTN
P02	0	TBIT status output	TBIT
VDD	I	Power supply for DUT	VDD
VSS	I	Ground supply for DUT	VSS

Table 27-1 Writer mode PINs and Functions



28. Boot Code and In-System Programming

After production testing of the packaged devices, the manufacturer writes the manufacturer information and calibration data in the IFB. At the last stage, it writes a fixed boot code in the main memory residing from 0xF000 to 0xFFFF. The boot code is executed after any reset. The boot code first reads IFB's wait time setting and scans the I²C slave for any In-System-Programming request during the wait time duration. If any valid request occurs during the scan, the boot-code proceeds to follow the request and performs the programming from the host. Otherwise, the boot code jumps to 0x0000 after the wait time is expired. The default available ISP commands are as below.

UNLOCK

DEVICE NAME

BOOTC VERSION

READ AND VERIFY Main Memory (8-Byte)

ERASE Main Memory excluding Boot Code

ERASE SECTOR Main Memory

WRITE BYTE Main Memory

SET ADDRESS

CONTINUOUS WRITE

CONTINUOUS READ

READ BYTE IFB

WRITE BYTE IFB

Similar to writer mode, ISP is in a locked state at default. No command is accepted under a locked state. To unlock the ISP, an 8-byte READVERIFY of 0xEFF8 to 0xEFFF must be successfully executed. Hence the default ISP boot program provides similar code security as the Writer mode.



29. Electrical Specifications

29.1 Thermal Characteristics

Symbol	Parameter	Conditions	TYP	Unit
R _{THJA}	thermal resistance from junction to ambient	QFN-40 package free air	37.3	°K/W

29.2 Absolute Maximum Ratings (MCU)

Symbol	Parameter	Rating	Unit	Note
VDD	Supply Voltage	5.5	V	
TA	Ambient Operating Temperature	-40 –85	°C	
TSTG	Storage Temperature	-45 – 125	°C	

29.3 Recommended Operating Condition (MCU)

Symbol	Parameter	Rating	Unit	Note
VDD	Supply Voltage for IO and 1.5V regulator	2.3 – 5.5	V	
ТА	Ambient Operating Temperature	-40 – 85	°C	

29.4 Absolute Maximum Ratings (LED Driver)

Supply voltage, VCC	-0.3V ~ +6V
Voltage at SCL, SDA, SDB, INTB, CLKIO, ADDR1, ADDR2	-0.3V ~ VCC+0.3V
Voltage at OUT1 to OUT18	-0.3V ~ +40V
Maximum junction temperature, TJMAX	+150℃
Storage temperature range, TSTG	-45°C ~ +125°C
Operating temperature range, TA=TJ	-40°C ~ +85°C
ESD (HBM)	±2kV
ESD (CDM)	±750V

Note 1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. MCU DC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40°C to 85°C)

Symbol	Parameter	Min	Тур	Мах	Unit	Note
Power Supp	ly Current					
IDD Normal	Total IDD through VDD at 16MHz Peripherals off	-	3.5	-	mA	
IDD Normal	Total IDD through VDD at 1MHz Peripherals off	-	1.0	-	mA	
IDD versus Frequency	IDD Core Current versus Frequency	-	150	-	uA/ MHz	
IDD, Stop	IDD, stop mode	-	500	-	μA	Main regulator on
	IDD, sleep mode, 25° C	-	1.5	5	μA	Main regulator off
IDD, Sleep	IDD, sleep mode, 85℃	-	4	10	μA	Main regulator off
RSTN Rese	t					
VIHRS	Input High Voltage, reference to VDD	0.7VDD	-	-	V	
VILRS	Input Low Voltage	-	-	0.2VDD	V	
VRSHYS	RSTN Hysteresis	-	0.2VDD	-	V	
GPIO DC CI	naracteristics					
VOH,4.5V	Output High Voltage 1 mA	-	-0.2	-0.5	V	Reference to VDD
umissil Microsy	stems – www.lumissil.com C(1			121 of 13



Symbol	Parameter	Min	Тур	Max	Unit	Note	
VOL,4.5V	Output Low Voltage 8 mA	-	0.3	0.5	V	Reference to VSS	
VOH,3.0V	Output High Voltage 1 mA	-	-0.3	-0.6	V	Reference to VDD	
VOL,3.0V	Output Low Voltage 8 mA	-	0.3	0.6	V	Reference to VSS	
IIOT	Total IO Sink and Source Current	-80	-	80	mA		
VIH	Input High Voltage	³₄VDD	-	-	V		
VIL	Input Low Voltage	-	-	14VDD	V		
VIHYS	Input Hysteresis	-	1	-	-		
RPU	Equivalent Pull-Up resistance	-	25K	-	Ohm		
RPU,RSTN	RSTN Pull-Up resistance	-	5K	-	Ohm		
RPD	Equivalent Pull-Down Resistance	-	25K	-	Ohm		
REQAN1	Equivalent ANIO Switch Resistance @3.3V	-	110	-	Ohm	ANIO1 Switch	
REQAIL	Equivalent ANIO Switch Resistance @5V	-	100	-	Ohm	ANIO1 Switch	
DECANO	Equivalent ANIO Switch Resistance @3.3V	-	450	-	Ohm	ANIO2 Switch	
REQAN2	Equivalent ANIO Switch Resistance @5V	-	350	-	Ohm	ANIO2 Switch	
VDDC Chara	acteristics						
VDDCN	Normal Core Voltage 1.5V (Calibrated)	1.4	1.5	1.6	V	Normal Mode	
VDDCS	Sleep Core Voltage 1.5V	-	1.42	-	V	Sleep Mode	
Low Supply	(VDD) Voltage Detection						
VDET	Detection Range	2.0	-	4.8	V		
VDETHYS	Detection Hysteresis	-	100	-	mV		
ADC12 Char	acteristics						
	ADC Linearity, Center range	-	+/- 2	-	LSB		
ADCLIN	ADC Linearity, 0.2V to FS-0.2V	-	+/- 3	-	LSB		
ADCFQ	ADC Frequency	-	2	4	MHz		

29.5 LED DC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40 $^{\circ}$ C to 85 $^{\circ}$ C)

 V_{CC} = 5V, T_J= T_A= 25°C, unless otherwise noted. (Note 3)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VCC	Supply voltage		3		5.5	V
IOUT	Maximum output current	RISET= $6.8k\Omega$, GCC= $0x20$, Scaling= $0xFF$, PWM= $0xFF$, VOUT= $0.8V$ (Note 4)		60		mA
	Output current	RISET= 20kΩ, GCC= 0x20, Scaling= 0xFF, PWM= 0xFF		20.4		mA
ΔΙΜΑΤ	IOUT mismatch (bit to bit)	RISET= 20kΩ, GCC= 0x20, Scaling= 0xFF, PWM= 0xFF	-4		4	%
ΔΙΟυτ	IOUT accuracy (Device to device)	RISET= 20kΩ, GCC= 0x20, Scaling= 0xFF, PWM= 0xFF	-6		6	%
VHR	Headroom voltage	RISET= 20kΩ, GCC= 0x20, Scaling= 0xFF, PWM= 0xFF		0.3	0.5	V
ICC	Quiescent power supply current	RISET= 20kΩ,, GCC= 0xFF, Scaling= 0xFF, PWM= 0		7.5	9	mA



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		VCC= 3.6V, RISET= 20kΩ, GCC= 0xFF, Scaling= 0xFF, PWM= 0		7.2	8.5	mA
	Chutdown ourrent	RISET= 20kΩ, VSDB= 0V or software shutdown		3	10	μA
ISD Shutdown current		VCC= 3.6V, RISET= 20kΩ, VSDB= 0V or software shutdown		1.2	5	μA
VISET	ISET voltage	RISET= 20kΩ, GCC= 0x20, Scaling= 0xFF, PWM= 0xFF	0.98	1.0	1.02	V
VOD	OUTx pin open detect threshold	RISET=20k0 GCC= 0x20		150		mV
IOZ	Output leakage current	VSDB= 0V or software shutdown, VOUT= 40V			1	μA
fOUT	PWM frequency of output	Frequency setting= 25kHz	22	25	28	kHz
TSD	Thermal shutdown			165		°C
TSD_HYS	Thermal shutdown hysteresis			20		°C

VCC= 5V, TJ= TA= 25 $^\circ\!\mathrm{C},$ unless otherwise noted. (Note 5)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Logic Elec	Logic Electrical Characteristics (SDA, SCL, ADDR1, ADDR2, SDB, CLKIO)					
VIL	Logic "0" input voltage	V _{CC} = 2.7V~5.5V, LGC=0			0.4	V
VIH	Logic "1" input voltage	V _{CC} = 2.7V~5.5V, LGC=0	1.4			V
VIL	Logic "0" input voltage	V _{CC} = 2.7V~5.5V, LGC=1			0.6	V
VIH	Logic "1" input voltage	V _{CC} = 2.7V~5.5V, LGC=1	2.4			V
Vон	H level of CLKIO pin output voltage	I _{ОН} = -8mA	V _{CC} - 0.4V		Vcc	V
Vol	L level of CLKIO/INTB pin output voltage	Iol= 8mA	0		0.4	V
I∟	Logic "0" input current	VINPUT= 0V (Note 9)		5		nA
Іін	Logic "1" input current	VINPUT= V _{CC} (Note 9)		5		nA

Note 2: Production testing of the device is performed at 25 $^{\circ}$ C. Functional operation of the device specified over -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range, is guaranteed by design, characterization and process control.

Note 3: The recommended minimum value of RISET is $6.8k\Omega$.

Note 4: Guaranteed by design.

29.6 MCU AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 85°C)

Symbol	Parameter	Min	Тур	Max	Unit	Note
System Clo	ck and Reset					
FSYS	System Clock Frequency	-	16	33	MHz	
FIOSC	Crystal Oscillator Frequency	5	16	25	MHz	
TSIOSC	Stable Time for IOSC after power up	2	-	-	msec	After VDD > 2.0V
Supply Tim	ing					
TSUPRU	VDD Ramp Up time	1	-	50	msec	WST = 0 for 16MHz
TSUPRD	VDD Ramp Down Time	-	-	50	msec	
TPOR	Power On Reset Delay	-	5	-	msec	
IOSC	•		•	•		



Symbol	Parameter	Min	Тур	Max	Unit	Note
	IOSC Calibrated 16MHz/32MHz	-1	0	+1	%	
	IOSC Startup Time	-	-	1	μs	
FIOSC	Temperature and VDD variation $85^\circ\!C$	-2	0	+2	%	
	Temperature and VDD variation $125^\circ\!C$	-3	0	-3	%	
SOSC						
SOSC	Slow Oscillator frequency	-	128	-	kHz	
IO Timing				•		
TPD3 ++	Propagation Delay 3.3V No load	-	6	-	ns	
TPD3 ++	Propagation Delay 3.3V 25pF load	-	15	-	ns	
TPD3 ++	Propagation Delay 3.3V 50pF load	-	20	-	ns	
TPD3	Propagation Delay 3.3V No load	-	5	-	ns	
TPD3	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD3	Propagation Delay 3.3V 50pF load	-	15	-	ns	
TPD5 ++	Propagation Delay 3.3V No load	-	5	-	ns	
TPD5 ++	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD5 ++	Propagation Delay 3.3V 50pF load	-	16	-	ns	
TPD5	Propagation Delay 3.3V No load	-	4	-	ns	
TPD5	Propagation Delay 3.3V 25pF load	-	9	-	ns	
TPD5	Propagation Delay 3.3V 50pF load	-	12	-	ns	
Flash Mem	ory Timing					
TEMAC	Embedded Flash Access Time	-	40	45	ns	TWAIT must > TEMAC
TEMWR	Embedded Flash Write Time	-	20	25	μs	
TEMSER	Embedded Flash Sector Erase Time	-	2	2.5	ms	
TEMMER	Embedded Flash Mass Erase Time	-	10	12	ms	

29.7 LED AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40 $^{\circ}$ C to 85 $^{\circ}$ C) (NOTE 6)

Symbol	Symbol Parameter -		Fast Mode			Fast Mode Plus		
Symbol			Тур.	Max.	Min.	Тур.	Max.	Units
fsc∟	Serial-clock frequency	-		400	-		1000	kHz
t BUF	Bus free time between a STOP and a START condition	1.3		-	0.5		-	μs
t _{HD, STA}	Hold time (repeated) START condition	0.6		-	0.26		-	μs
t su, sta	Repeated START condition setup time	0.6		-	0.26		-	μs
tsu, sto	STOP condition setup time	0.6		-	0.26		-	μs
thd, dat	Data hold time	-		-	-		-	μs
tsu, dat	Data setup time	100		-	50		-	ns
tLOW	SCL clock low period	1.3		-	0.5		-	μs
t _{ніGH}	SCL clock high period	0.7		-	0.26		-	μs
t _R	Rise time of both SDA and SCL signals, receiving	-		300	-		120	ns
tF	Fall time of both SDA and SCL signals, receiving	-		300	-		120	ns




Note 5: Guaranteed by design.

29.8 Classification Reflow Profiles

Pb-Free Process-Package Classification Temperatures

Package Thickness	Volume mm3<350	Volume mm3: 350-2000	Volume mm3>2000
<1.6 mm	260 ℃	260 ℃	260 °C
1.6 mm-2.5 mm	260 ℃	250 ℃	245 ℃
>=2.5 mm	250 ℃	245 ℃	245 ℃

Profile Feature	Pb-Free Assembly
Ramp-Up Rate (TL to Tp)	3°C / second max.
Preheat – Temperature Min (Tsmin) to Max (Tsmax)	150~200 ℃
Preheat –To,e (tsmin to tsmax)	60-120 seconds
Time maintained above – Temperature (TL)	217°C
Time maintained above – Time (tL)	60-150 seconds
Peak package body temperature (Tp)	See package classification
Time within 5 $^\circ\!\mathrm{C}$ of specified classification Temperature (tp)	30 second min.
Ramp-Down Rate (Tp to TL)	6°C / second max.
Time 25 $^\circ\!$	8 minutes max.
Number of applicable Temperature cycles	3 cycles max.






30. Packaging outline


30.1 40-pin QFN

30.1.1 Recommended Land Pattern





30.1.2POD



SYMBOL	MILLIMETER		
STNDUL	MIN	NOM	MAX
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0. 203REF		
D	5.90	6.00	6.10
Е	5.90	6.00	6.10
E2	4.45	4.50	4.55
D2	4.45	4.50	4.55
b	0.18	0.25	0.30
L	0.30	0.40	0.50
K	0.20	_	-
e	0.50BSC		

Note:

1. Controlling dimension: mm.

2. Reference document: JEDEC MO-220.



31. Ordering Information

Temperature Range: -40°C to 85°C

Order Part No.	Package	QTY/Reel
IS31CS8979-QFLS2-TR	QFN-40, Lead-free	2500/Reel

Copyright © 2024 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assumes all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances.

32. <u>Errata</u>





33. <u>Revision</u>

Revision	Detailed Information	Date
00A	Initial release for brief	2022.11.28
0A	Draft release	2023.06.26
А	Product release	2024.03.22
В	 Change ADC channel names to meet the description in Figure 21-1. Update the input signal name typo in Figure 15-4. 	2024.05.21