

1.2W AUDIO POWER AMPLIFIER WITH ACTIVE-LOW SHUTDOWN MODE

March 2024

DESCRIPTION

The IS31AP4990D has been designed for demanding audio applications such as mobile phones and permits the reduction of the number of external components.

It is capable of delivering 1.2W of continuous RMS output power into an 8Ω load @ 5V.

An externally-controlled shutdown mode reduces the supply current to less than $1\mu A$. It also includes internal thermal shutdown protection.

The unity-gain stable amplifier can be configured by external gain setting resistors.

FEATURES

- Operating from V_{CC} = 2.7V ~ 5.5V
- 1.2W output power @ V_{CC} = 5V, THD+N= 1%,
- f = 1kHz, with 8Ω load
- Ultra-low consumption in shutdown mode (1µA)
- Near-zero pop & click
- Ultra-low distortion
- Unity gain stable
- UTQFN-9 (1.5mm × 1.5mm) package
- RoHS & Halogen-Free Compliance
- TSCA Compliance

APPLICATIONS

- Mobile phones
- PDAs
- Portable electronic devices
- Notebook computer

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit (Single-ended Input)






Figure 2 Typical Application Circuit (Differential Input)



PIN CONFIGURATION

Package	Pin Configuration (Top View)		
UTQFN-9	• IN- OUT- IN+ (A1) (A2) (A3) GND GND VCC (B1) (B2) (B3) BYPASS OUT+ SDB (C1) (C2) (C3)		

PIN DESCRIPTION

No.	Pin	Function Description
A1	IN-	Negative input of the first amplifier. Connected to the feedback resistor $R_{\text{F-}}$ and to the input resistor $R_{\text{IN-}}$.
A2	OUT-	Negative output. Connected to the load and to the feedback resistor $R_{\text{\scriptsize F-}}.$
A3	IN+	Positive input of the first amplifier.
B1,B2	GND	Ground.
В3	VCC	Supply voltage.
C1	BYPASS	Bypass capacitor pin which provides the common mode voltage (Vcc/2).
C2	OUT+	Positive output. Connected to the load.
С3	SDB	The device enters in shutdown mode when a low level is applied on this pin.



ORDERING INFORMATION Industrial Range: -40°C to +85°C

Order Part No.	Package	QTY/Reel	
IS31AP4990D-UTLS2-TR	UTQFN-9, Lead-free	3000	

Copyright © 2024 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



ABSOLUTE MAXIMUM RATINGS

Supply voltage, Vcc	-0.3V ~ +6.0V
Voltage at any input pin	-0.3V ~ V _{CC} +0.3V
Maximum junction temperature, T _{JMAX}	+150°C
Storage temperature range, T _{STG}	-65°C ~ +150°C
Operating temperature range, T _A	-40°C ~ +85°C
ESD (HBM)	±7kV
ESD (CDM)	±500V

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS


 T_A = -40°C ~ +85°C, V_{CC} = 2.7V ~ 5.5V, unless otherwise noted. Typical value are T_A = +25°C.

Symbol	Parameter		Conditio	n	Min.	Тур.	Max.	Unit
Vcc	Power supply				2.7		5.5	V
Icc	Ovice cont overent	$V_{CC} = 5V$, $V_{IN} = 0V$, $I_O = 0A$, no load			3.8	6.4	mA	
	Quiescent current	V _{CC} = 3V, V _{IN} = 0V, I _O = 0A, no load			2.8	5.1		
I _{SD}	Shutdown current	V _{SDB} = GN	ND, no load				1	μΑ
V _{IH}	Shutdown voltage input high				1.4			V
VIL	Shutdown voltage input low					0.4	V	
Vos	Output offset voltage						25	mV
	Output power (8Ω)	V _{CC} = 5V	THD+N =	1%, f = 1kHz		1.20		W
Ро			THD+N =	10%, f = 1kHz		1.50		
		V _{CC} = 3V	THD+N =	1%, f = 1kHz		0.418		
		THD+N = 10%, $f = 1kHz$			0.525			
t	1 NA/=1 ti (NI=4- 4)	V _{CC} = 5V, C _{BYPASS} = 1µF			115		me	
t _{W∪}	Wake-up time (Note 1)	V _{CC} = 3V, C _{BYPASS} = 1µF			102		ms	
THD:N	Total harmonic distortion +	V_{CC} = 5V, P_O = 0.5Wrms, f = 1kHz			0.23		%	
THD+N	noise (Note 1)	V _{CC} = 3V, Po = 0.3Wrms, f = 1kHz			0.15			
PSRR	Power supply rejection ratio (Note 1)	$V_{CC} = 5V,$ $V_{Ripple p-p} = 200 mV,$ Input grounded $f = 217 Hz$ $f = 1 kHz$			61			
				f = 1kHz		65		dB
		V _{Ripple p-p} = 200mV		f = 217Hz		62		uБ
				f = 1kHz		66		

Note 1: Guaranteed by design.



TYPICAL PERFORMANCE CHARACTERISTIC



1.0

0.8

0.6 0.4 0.2

10k

Figure 7 Noise Floor

Frequency(Hz)

Figure 8 Output Power vs. Power Supply

Power Supply(V)

4.5

3.5

30u

20u

10u

50

100

200

5.5

THD+N = 1%






Figure 9 Efficiency vs. Output Power

LUMISSIL

APPLICATION INFORMATION

BTL CONFIGURATION PRINCIPLE

The IS31AP4990D is a monolithic power amplifier with a BTL output type. BTL (bridge tied load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

Single-ended output $1 = V_{OUT+} = V_{OUT}(V)$

Single ended output 2 = Vout- = -Vout (V)

and V_{OUT+} - V_{OUT-} = $2V_{OUT}$ (V)

The output power is:

$$P_{OUT} = \frac{(2V_{OUT_{RMS}})^2}{R_L}$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single ended configuration.

GAIN IN A TYPICAL APPLICATION SCHEMATIC

The typical application schematic is shown in Figure 1 on page 1.

In the flat region (no C_{IN} effect), the output voltage of the first stage is (in Volts):

$$V_{OUT-} = (-V_{IN}) \frac{R_F}{R_{IN}}$$

For the second stage: $V_{OUT+} = -V_{OUT-}(V)$

The differential output voltage is (in Volts):

$$V_{OUT+} - V_{OUT-} = 2V_{IN} \frac{R_F}{R_{IN}}$$

The differential gain, G_v, in shourt, is given by:

$$G_{v} = \frac{V_{OUT+} - V_{OUT-}}{V_{IN}} = 2\frac{R_{F}}{R_{IN}}$$

V_{OUT+} is in phase with V_{IN} and V_{OUT-} is phased 180° with V_{IN}. This means that the positive terminal of the loudspeaker should be connected to $V_{\text{OUT+}}$ and the negative to V_{OUT}.

LOW AND HIGH FREQUENCY RESPONSE

In the low frequency region, C_{IN} starts to have an effect. C_{IN} forms with R_{IN} a high-pass filter with a -3dB cut-off frequency. fcL is in Hz.

$$f_{CL} = \frac{1}{2\pi R_{IN} C_{IN}}$$

In the high frequency region, you can limit the bandwidth by adding a capacitor (C_F) in parallel with R_F. It forms a low-pass filter with a -3dB cut-off frequency. fch is in Hz.

$$f_{CH} = \frac{1}{2\pi R_F C_F}$$

DECOUPLING OF THE CIRCUIT

Two capacitors are needed to correctly bypass the IS31AP4990D: a power supply bypass capacitor Cs and a bias voltage bypass capacitor CBYPASS.

Cs has particular influence on the THD+N in the high frequency region (above 7kHz) and an indirect influence on power supply disturbances. With a value for C_S of 1µF, you can expect THD+N levels similar to those shown in the datasheet.

In the high frequency region, if Cs is lower than 1µF, it increases THD+N and disturbances on the power supply rail are less filtered.

On the other hand, if Cs is higher than 1µF, those disturbances on the power supply rail are more filtered.

CBYPASS has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).

If CBYPASS is lower than 1µF, THD+N increases at lower frequencies and PSRR worsens.

If CBYPASS is higher than 1µF, the benefit on THD+N at lower frequencies is small, but the benefit to PSRR is substantial.

Note that C_{IN} has a non-negligible effect on PSRR at lower frequencies. The lower the value of C_{IN} , the higher the PSRR is.

WAKE-UP TIME (twu)

When the SDB pin is released to put the device ON, the bypass capacitor CBYPASS will not be charged immediately. As CBYPASS is directly linked to the bias of the amplifier, the bias will not work properly until the CBYPASS voltage is correct. The time to reach this voltage is called wake-up time or two and specified in the electrical characteristics table with $C_{BYPASS} = 1 \mu F$.

POP PERFORMANCE

Pop performance is intimately linked with the size of the input capacitor C_{IN} and the bias voltage bypass capacitor CBYPASS.

The size of C_{IN} is dependent on the lower cut-off frequency and PSRR values requested. The size of CBYPASS is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, CBYPASS determines the speed with which the amplifier turns ON.



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 10 Classification Profile



PACKAGING INFORMATION


UTQFN-9





RECOMMENDED LAND PATTERN

UTQFN-9



Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.



REVISION HISTORY

Revision	Detail Information	Date
Α	Initial release	2011.12.13
В	P.2 Add differential input circuit P.10 Delete tape and reel information	2012.10.23
С	1. Add ESD value 2. Add C _{F-} for Figure 2	2014.06.24
D	1.Update to new Lumissil logo 2.Update POD and add LP, RoHS	2024.03.15